Skip to content
Pepijn de Vos edited this page Nov 17, 2024 · 2 revisions

BUFG

Ports

Port Size Direction
I 1 input
O 1 output

Verilog Instantiation

BUFG bufg_inst (
    .I(I),
    .O(O)
);
Clone this wiki locally