Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

soc:arm:nxp_s32ze: Create MPU regions for separated code and data #80939

Closed
wants to merge 1 commit into from
Closed

soc:arm:nxp_s32ze: Create MPU regions for separated code and data #80939

wants to merge 1 commit into from

Commits on Nov 5, 2024

  1. soc:arm:nxp_s32ze: Create MPU regions for separated code and data 

    The NXP s32ze board configs and mpu regions associate all code and data
with the SRAM 0/1/ext of the architecture. There are 7 MBs of SRAMs
per RTU which are dedicated to code use. Using them for the Zephyr
flash target trips the MPU regions which assume a RODATA/TEXT endpoint
as the beginning of the DATA/BSS section. Update to use the Code SRAMs
for code and associate the MPU region with the data image start
location.

Signed-off-by: Matthew Christian <[email protected]>
    @mcc-terraline
    mcc-terraline committed Nov 5, 2024
    Configuration menu
    Copy the full SHA
    f96f069 View commit details
    Browse the repository at this point in the history