Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

soc: xtensa: intel_adsp: cavs: fix assert on L3_MEM_BASE_ADDR #62180

Merged

soc: xtensa: intel_adsp: cavs: fix assert on L3_MEM_BASE_ADDR

0275f27
Select commit
Loading
Failed to load commit list.
Merged

soc: xtensa: intel_adsp: cavs: fix assert on L3_MEM_BASE_ADDR #62180

soc: xtensa: intel_adsp: cavs: fix assert on L3_MEM_BASE_ADDR
0275f27
Select commit
Loading
Failed to load commit list.

Workflow runs completed with no jobs