Skip to content
CI - MLIR-based Testing

backend: (riscv) Exclude FP registers from RISC-V regalloc in the presence of snitch_stream IO ops #6735

Sign in to view logs

backend: (riscv) Exclude FP registers from RISC-V regalloc in the presence of snitch_stream IO ops

backend: (riscv) Exclude FP registers from RISC-V regalloc in the presence of snitch_stream IO ops #6735

Triggered via pull request November 15, 2023 14:17
@comporcompor
opened #1786
christos/backend/riscv/regalloc-exclude-regs-snrt-stream
Status Success
Total duration 3m 8s
Artifacts –

ci-mlir.yml

on: pull_request
Matrix: build
Fit to window
Zoom out
Zoom in