Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

HyperRAM permanently enabled #347

Merged
merged 2 commits into from
Nov 14, 2024

Conversation

marnovandermaas
Copy link
Contributor

@marnovandermaas marnovandermaas commented Nov 12, 2024

SRAM is now fixed at 128 KiB

HyperRAM can no longer be disabled. This stops our memory map needing to keep space for 256 KiB of SRAM even though our default configuration only uses 128 KiB.

This commit also fixes the size of the revocation tags.

Closes: #228

@elliotb-lowrisc
Copy link
Contributor

FPGA build seems good to me (and seems to work)

Copy link
Member

@HU90m HU90m left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Brillant! Thanks marno

dv/verilator/top_verilator.sv Outdated Show resolved Hide resolved
Copy link
Contributor

@GregAC GregAC left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Minor potential tweak around the memory depth parameter but otherwise looks good, thanks for sorting this out.

rtl/system/sonata_system.sv Outdated Show resolved Hide resolved
SRAM is now fixed at 128 KiB

HyperRAM can no longer be disabled. This stops our memory map needing to
keep space for 256 KiB of SRAM even though our default configuration
only uses 128 KiB.

This commit also fixes the size of the revocation tags.
@marnovandermaas marnovandermaas merged commit 17832ee into lowRISC:main Nov 14, 2024
3 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

SRAM address aliasing when HyperRAM is enabled
4 participants