Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Simulator compatibility #57

Open
wants to merge 4 commits into
base: develop
Choose a base branch
from

Commits on May 5, 2021

  1. Use Verilog-2001 Port declaration only

    Most files use the Verilog-2001 port declaration style using implicit type declaration.
    In cases where the port type must be changed, e.g. an output as reg, it was set in the body of the module (a là Verilog-1995), instead of the header after the direction specification.
    E.g. in user_id_programming.v:
    ```
    module user_id_programming #(
        ..-
    ) (
        output [31:0] mask_rev
    );
    
        wire [31:0] mask_rev;
        wire [31:0] user_proj_id_high;
        wire [31:0] user_proj_id_low;
        ....
    endmodule
    ```
    
    This seems to be a problem for some simulators, e.g. Modelsim, which think the `wire [31:0] mask_rev;` line declares a new wire. because the name was already used in the scope this results in an error.
    Thus such cases where made to use the 2001-style port declaration only.
    heavySea committed May 5, 2021
    Configuration menu
    Copy the full SHA
    be2a8a6 View commit details
    Browse the repository at this point in the history
  2. Configuration menu
    Copy the full SHA
    0521b73 View commit details
    Browse the repository at this point in the history
  3. Suggested Fix for efabless/caravel#55

    Remove the compiler directives related to default port type
    heavySea committed May 5, 2021
    Configuration menu
    Copy the full SHA
    3a0b45b View commit details
    Browse the repository at this point in the history
  4. Update manifest

    heavySea committed May 5, 2021
    Configuration menu
    Copy the full SHA
    3a0328f View commit details
    Browse the repository at this point in the history