Skip to content

Reconfigurable-Computing-CalPoly-Pomona/Reconfigurable-RISC-V

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

35 Commits
 
 
 
 
 
 
 
 
 
 

Repository files navigation

Reconfigurable RISC V

Implementation of configurable RISC V processor targeting FPGA applications.

Supervising Professor:

1. Mohamed El-Hadedy: Assistant Professor in Electrical and Computer Engineering at CalPoly, Pomona

Collaborators:

1. Wen-Mei Hwu: Director of Center for Cognitive Computing Systems Research and Walter J. Sanders III-AMD Endowed Chair Professor in Elecrical and Computer Engineering at UIUC

2. Jinjun Xiong: Director of Center for Cognitive Computing Systems Research and Adjunct Research Professor at UIUC

Project Sponsors:

  1. Xilinx
  2. IBM
  3. IBM-Illinois Center for Cognitive Computing Systems Research

About

No description, website, or topics provided.

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published