Skip to content

Latest commit

 

History

History
20 lines (11 loc) · 745 Bytes

README.md

File metadata and controls

20 lines (11 loc) · 745 Bytes

Reconfigurable RISC V

Implementation of configurable RISC V processor targeting FPGA applications.

Supervising Professor:

1. Mohamed El-Hadedy: Assistant Professor in Electrical and Computer Engineering at CalPoly, Pomona

Collaborators:

1. Wen-Mei Hwu: Director of Center for Cognitive Computing Systems Research and Walter J. Sanders III-AMD Endowed Chair Professor in Elecrical and Computer Engineering at UIUC

2. Jinjun Xiong: Director of Center for Cognitive Computing Systems Research and Adjunct Research Professor at UIUC

Project Sponsors:

  1. Xilinx
  2. IBM
  3. IBM-Illinois Center for Cognitive Computing Systems Research