Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

slice stall and dcache write stall #264

Merged
merged 2 commits into from
Jan 13, 2025
Merged

slice stall and dcache write stall #264

merged 2 commits into from
Jan 13, 2025

Conversation

tastynoob
Copy link
Collaborator

No description provided.

@tastynoob tastynoob requested a review from happy-lx January 8, 2025 08:57
// write request will stall one cycle
// so 2 cycle send one write request
if (lsq->getDcacheWriteStall()) {
lsq->setDcacheWriteStall(false);
return;
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

The Dcache requeset of this store may write DataSram after N cycles (4 if Hit, 10+/100+ if miss) arriving at Dcache, (I feel that the blocking should be done at that time instead of blocking directly in the next cycle?

Change-Id: I58448dc970fa56cb0fca5b34bd15a990b8e57799
Change-Id: Iafccda7d47bce2a2fe6fbe37b8fc84dc8cde1c2b
@tastynoob tastynoob merged commit 449ae92 into xs-dev Jan 13, 2025
9 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants