Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

soc: stm32wb: fix ble low-power #82087

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
+12 −0
Open

soc: stm32wb: fix ble low-power #82087

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
12 changes: 12 additions & 0 deletions soc/st/stm32/stm32wbx/power.c
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -7,6 +7,7 @@
#include <zephyr/pm/pm.h>
#include <soc.h>
#include <zephyr/init.h>
#include <zephyr/drivers/clock_control/stm32_clock_control.h>

#include <stm32wbxx_ll_utils.h>
#include <stm32wbxx_ll_bus.h>
Expand Down Expand Up @@ -85,6 +86,17 @@ void pm_state_set(enum pm_state state, uint8_t substate_id)
return;
}

#if defined(STM32_HSI48_ENABLED)
if (IS_ENABLED(STM32_HSI48_ENABLED)) {
/* Release CLK48 semaphore to make sure M0 core can enable/disable
it as needed (shared between RNG and USB peripheral, M0 uses RNG
during BLE advertisement phase). It seems like if left locked M0
can enable the clock if needed but is not able (allowed) to stop
it, with increased power consumption as a result. */
z_stm32_hsem_unlock(CFG_HW_CLK48_CONFIG_SEMID);
}
#endif /* STM32_HSI48_ENABLED */

/* Release RCC semaphore */
z_stm32_hsem_unlock(CFG_HW_RCC_SEMID);

Expand Down
Loading