tests: drivers: uart: nrf54h20: Add clock-enable to TX pin

Add nordic,clock-enable property to UART TX pin when necessary. Slow UARTE instance require clock pin enabling for UART TX. Signed-off-by: Krzysztof Chruściński <[email protected]>
zephyrproject-rtos · Jul 19, 2024 · b534b84 · b534b84
1 parent 5b078e4
commit b534b84
Show file tree

Hide file tree

Showing 4 changed files with 13 additions and 4 deletions.
diff --git a/tests/drivers/uart/uart_elementary/boards/nrf54h20dk_nrf54h20_common.dtsi b/tests/drivers/uart/uart_elementary/boards/nrf54h20dk_nrf54h20_common.dtsi
@@ -7,8 +7,11 @@
 &pinctrl {
 	uart135_default_alt: uart135_default_alt {
 		group1 {
-			psels = <NRF_PSEL(UART_TX, 0, 6)>,
-				<NRF_PSEL(UART_RX, 0, 7)>,
+			psels = <NRF_PSEL(UART_TX, 0, 6)>;
+			nordic,clock-enable;
+		};
+		group2 {
+			psels = <NRF_PSEL(UART_RX, 0, 7)>,
 				<NRF_PSEL(UART_RTS, 0, 8)>,
 				<NRF_PSEL(UART_CTS, 0, 9)>;
 		};

diff --git a/tests/drivers/uart/uart_elementary/boards/nrf54h20dk_nrf54h20_cpuapp_dual_uart.overlay b/tests/drivers/uart/uart_elementary/boards/nrf54h20dk_nrf54h20_cpuapp_dual_uart.overlay
@@ -11,6 +11,7 @@
 		};
 		group2 {
 			psels = <NRF_PSEL(UART_TX, 0, 6)>;
+			nordic,clock-enable;
 		};
 	};
 
@@ -40,6 +41,7 @@ dut: &uart135 {
 		};
 		group2 {
 			psels = <NRF_PSEL(UART_TX, 0, 8)>;
+			nordic,clock-enable;
 		};
 	};
 

diff --git a/tests/drivers/uart/uart_errors/boards/nrf54h20dk_nrf54h20_common.dtsi b/tests/drivers/uart/uart_errors/boards/nrf54h20dk_nrf54h20_common.dtsi
@@ -24,6 +24,7 @@
 	uart137_default_alt: uart137_default_alt {
 		group1 {
 			psels = <NRF_PSEL(UART_TX, 0, 7)>;
+			nordic,clock-enable;
 		};
 		group2 {
 			psels =

diff --git a/tests/drivers/uart/uart_pm/boards/nrf54h20dk_nrf54h20_cpuapp.overlay b/tests/drivers/uart/uart_pm/boards/nrf54h20dk_nrf54h20_cpuapp.overlay
@@ -7,8 +7,11 @@
 &pinctrl {
 	uart135_default_alt: uart135_default_alt {
 		group1 {
-			psels = <NRF_PSEL(UART_TX, 0, 6)>,
-				<NRF_PSEL(UART_RX, 0, 7)>;
+			psels = <NRF_PSEL(UART_TX, 0, 6)>;
+			nordic,clock-enable;
+		};
+		group2 {
+			psels = <NRF_PSEL(UART_RX, 0, 7)>;
 		};
 	};