Rename top level simulation files #597
ci.yaml
on: push
build-bitstream
2m 49s
check-firmware
1m 2s
check-verilog
59s
build-usb-firmware
58s
check-hashes
1m 10s