Skip to content

Commit

Permalink
platform: tigerlake: remove use of SOF clock interface
Browse files Browse the repository at this point in the history
Take benefit of the ability to build SOF Zephyr without SOF clock
interface and drop all the clock related definitions from TGL
platform code.

Signed-off-by: Kai Vehmanen <[email protected]>
  • Loading branch information
kv2019i committed Nov 21, 2024
1 parent 42cc25f commit 04c2b19
Show file tree
Hide file tree
Showing 7 changed files with 4 additions and 201 deletions.
1 change: 1 addition & 0 deletions src/platform/Kconfig
Original file line number Diff line number Diff line change
Expand Up @@ -344,6 +344,7 @@ config CAVS
select INTEL_MN
select WAKEUP_HOOK
select SCHEDULE_DMA_SINGLE_CHANNEL
select SOF_ZEPHYR_NO_SOF_CLOCK

config CAVS_VERSION_2_5
depends on CAVS
Expand Down
54 changes: 0 additions & 54 deletions src/platform/intel/cavs/include/cavs/lib/clk.h

This file was deleted.

5 changes: 1 addition & 4 deletions src/platform/intel/cavs/platform.c
Original file line number Diff line number Diff line change
Expand Up @@ -116,14 +116,11 @@ int platform_init(struct sof *sof)
{
int ret;

trace_point(TRACE_BOOT_PLATFORM_CLOCK);
platform_clock_init(sof);

trace_point(TRACE_BOOT_PLATFORM_SCHED);
scheduler_init_edf();

/* init low latency timer domain and scheduler */
sof->platform_timer_domain = timer_domain_init(sof->platform_timer, PLATFORM_DEFAULT_CLOCK);
sof->platform_timer_domain = timer_domain_init(sof->platform_timer, 0);
scheduler_init_ll(sof->platform_timer_domain);

/* init the system agent */
Expand Down
41 changes: 0 additions & 41 deletions src/platform/tigerlake/include/platform/lib/clk.h

This file was deleted.

11 changes: 2 additions & 9 deletions src/platform/tigerlake/include/platform/platform.h
Original file line number Diff line number Diff line change
Expand Up @@ -19,18 +19,11 @@
#include <stddef.h>
#include <stdint.h>

#include <cavs/version.h>

struct ll_schedule_domain;
struct timer;

/*! \def PLATFORM_DEFAULT_CLOCK
* \brief clock source for audio pipeline
*
* There are two types of clock: cpu clock which is a internal clock in
* xtensa core, and ssp clock which is provided by external HW IP.
* The choice depends on HW features on different platform
*/
#define PLATFORM_DEFAULT_CLOCK CLK_SSP

/* Host page size */
#define HOST_PAGE_SIZE 4096

Expand Down
91 changes: 0 additions & 91 deletions src/platform/tigerlake/lib/clk.c

This file was deleted.

2 changes: 0 additions & 2 deletions zephyr/CMakeLists.txt
Original file line number Diff line number Diff line change
Expand Up @@ -222,8 +222,6 @@ if (CONFIG_SOC_SERIES_INTEL_CAVS_V25)
# Platform sources
zephyr_library_sources(
${SOF_PLATFORM_PATH}/intel/cavs/platform.c
${SOF_PLATFORM_PATH}/tigerlake/lib/clk.c
lib/clk.c
lib/dma.c
)

Expand Down

0 comments on commit 04c2b19

Please sign in to comment.