ECE441-Project-2
-
Notifications
You must be signed in to change notification settings - Fork 1
Verilog code for synchronous 50,000,000:1 clock divider, 4 bit up counter, and seven segment decoder.
License
tgiv014/ECE441-Project-2
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog code for synchronous 50,000,000:1 clock divider, 4 bit up counter, and seven segment decoder.
Resources
License
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published