Skip to content
This repository has been archived by the owner on May 14, 2024. It is now read-only.

Fix URL to Zephyr RISC-V boards page. #43

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Fix URL to Zephyr RISC-V boards page. #43

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion source/zephyr-introduction.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -18,7 +18,7 @@ Zephyr-enabled platforms currently described in the Getting Started Guide includ

There is also a generic :doc:`QEMU simulation target <zephyr-qemu>` supporting RISC-V.

For a full list of supported boards and details, see `the Zephyr documentation <https://docs.zephyrproject.org/latest/boards/riscv32/index.html>`_.
For a full list of supported boards and details, see `the Zephyr documentation <https://docs.zephyrproject.org/latest/boards/riscv/index.html>`_.

Why Zephyr?
-----------
Expand Down