Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added missing description of changes to the hedeleg register #466

Merged
merged 2 commits into from
Dec 12, 2024
Merged
Changes from 1 commit
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 8 additions & 0 deletions src/hypervisor-integration.adoc
Original file line number Diff line number Diff line change
Expand Up @@ -50,6 +50,14 @@ VU-mode as described in xref:section_cheri_disable[xrefstyle=short].

The reset value is 0.

[#hedeleg,reftext="hedeleg"]
=== Hypervisor Exception Delegation Register (hedeleg)

The <<hedeleg>> register operates as described in the RISC-V Privileged
Specification. At position 28, a new bit is added to <<hedeleg>>
when the implementation supports {cheri_base_ext_name}. This allows CHERI
exceptions to be delegated to VS mode.

tariqkurd-repo marked this conversation as resolved.
Show resolved Hide resolved
[#htval,reftext="htval"]
=== Hypervisor Trap Value Register (htval)

Expand Down
Loading