Skip to content

Issues: riscv-software-src/riscv-isa-sim

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

274 Open 586 Closed
274 Open 586 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Extracting SoftFloat
#1861 opened Nov 26, 2024 by v-ashwin
1
question: how to resolved the compiling error on centOS7
#1855 opened Nov 13, 2024 by shawn-xc
Mapping of vector elements by vector state
#1852 opened Nov 5, 2024 by Seo-sang
for vleff inst take breakpoint on not first element，does it need report breakpoint？
#1851 opened Nov 5, 2024 by xinyuwang-starfive
PMP backward-compatible defaults could be misleading
#1850 opened Nov 1, 2024 by caizixian
2
Support disassembling RoCC instructions
#1849 opened Nov 1, 2024 by caizixian
risv-gnu-toolchain spike module "Bad or missing arguments for command str"
#1845 opened Oct 27, 2024 by cryptolovi
the exception priority for atomic instructions
#1841 opened Oct 21, 2024 by NewPaulWalker
FIOM bit missing from MENVCFG mask
#1837 opened Oct 17, 2024 by vmoya-smd
1
priority between LCOFI and vs interrupt ?
#1832 opened Oct 12, 2024 by xinyuwang-starfive
2
What prevents to reach debug memory debug region while running in Machine mode?
#1827 opened Oct 1, 2024 by omerguzelelectronicguy
Error: terminate called after throwing an instance of 'trap_store_access_fault'
#1821 opened Sep 27, 2024 by shahbazahmad-96
Pointer Masking in M Mode with VM enabled not Working as intended
#1817 opened Sep 26, 2024 by MuhammadHammad001
How to forcefully inject the rtl values into spike
#1809 opened Sep 16, 2024 by IMVelige
1
Clarification on VMSEQ Instruction Behavior (riscv vector spec1.0)
#1808 opened Sep 15, 2024 by latifbhatti
1
Building spike with "--with-priv=m" config option renders spike unusable
#1802 opened Sep 11, 2024 by mkozden
13
SFENCE.VMA instruction privilege
#1798 opened Sep 9, 2024 by Seo-sang
1
RISC-V Standard Spec Trace Support
#1794 opened Aug 30, 2024 by iansseijelly
Logging the value of registers at a certain point during the simulation possible?
#1792 opened Aug 29, 2024 by AshvinVaidyanathan
1
trap instruction page fault error and mode shifting from M-mode to U-mode in spike debug mode
#1790 opened Aug 29, 2024 by kommarisurendra
SPIKE + PK C++ iostream support
#1778 opened Aug 19, 2024 by mp-17
2
Installation Guide for v1.1.0
#1775 opened Aug 16, 2024 by zaki-29871
How to change vector extension configuration(vlen, elen)?
#1767 opened Aug 9, 2024 by Seo-sang
4
Illegal Instruction overlap difference between vfwadd_wf and vwadd_wx
#1766 opened Aug 8, 2024 by FariaaFaheem
1
Need assistance for Executing my targeted workload on spike RISC-V ISA after adding custom trigonometric Instructions
#1747 opened Jul 25, 2024 by baul-iisc
5
ProTip! Add no:assignee to see everything that’s not assigned.