- π± I'm a graduate student at ICAIS Lab @ Nanjing University, majoring in Integrated Circuit Engineering.
- π I'm researching on Posit-based Hardware as well as its Applications in Deep Learning.
- π€ I'm currently working on Integration of Posit format with RISC-V.
- π My main coding language is Verilog/SystemVerilog, but I'm also familiar with C, Python, MATLAB, etc.
- π¬ Ask me about ...
Graduate Student @ Lab of Integrated Circuits and Intelligent Systems (ICAIS), Nanjing University
-
Nanjing University
- Nanjing, China
-
05:28
(UTC +08:00)
Highlights
- Pro
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.