Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add RISC-V V Support #2

Draft
wants to merge 3 commits into
base: cheshire
Choose a base branch
from
Draft

Add RISC-V V Support #2

wants to merge 3 commits into from

Conversation

mp-17
Copy link

@mp-17 mp-17 commented Oct 15, 2024

No description provided.

The issue was that when compiling u-boot from the cva6-sdk for Cheshire + Ara we used a newer compiler (GCC 13.2.0). This compiler complies with a newer version of the RISC-V specifications, where some instruction where removed from the base integer instruction set and moved into dedicated extensions (zicsr and zifence). In the cva6-sdk, when we compile for Cheshire + Ara, the RVV variable has to be defined, for this reason we check here if this variable is defined an change the march accordingly

Signed-off-by: Moritz Imfeld <[email protected]>
Signed-off-by: Moritz Imfeld <[email protected]>
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants