Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

risc64: Add description for arch registers #1958

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

risc64: Add description for arch registers #1958

wants to merge 1 commit into from

Commits on Sep 2, 2024

  1. risc64: Add description for arch registers 

    It'd be a lot easier to understand the assembly code by having
description table for architecture registers.

This patch adds the register table to mcount.S for RISC-V[1].

References:
[1] https://github.com/riscv-non-isa/riscv-elf-psabi-doc/blob/v1.0/riscv-cc.adoc#integer-register-convention

Co-authored-by: Yunseong Kim <[email protected]>
Co-authored-by: Choi Wonsick <[email protected]>
Signed-off-by: Hyeeun Lee <[email protected]>
    @leehyeeunn @yskelg @king258436
    3 people committed Sep 2, 2024
    Configuration menu
    Copy the full SHA
    f052fa4 View commit details
    Browse the repository at this point in the history