FPGA & Computer Architecture
-
SpiceEngine CEO / TokyoTech
- Japan
- https://www.jinguji.me/
- @jin0g
Pinned Loading
-
-
-
ap_vector
ap_vector PublicA powerful integer vector computation library designed for Vitis HLS.
C++
-
speedlogger
speedlogger PublicSpeedLogger: A Python tool to monitor and log internet speeds using WandB.
Python
-
Optune example of Multi-node, Resume...
Optune example of Multi-node, Resume, Early-stopping with Chainer MNIST 1# here mnist.py
2from chainer import Function, report, training, utils, Variable
3from chainer import Link, Chain, ChainList, Sequential
4from chainer import datasets, iterators, optimizers, serializers
5from chainer.datasets import mnist
-
PYNQ_EXAMPLE_DMA_MULADD.ipynb
PYNQ_EXAMPLE_DMA_MULADD.ipynb 1{
2"cells": [
3{
4"cell_type": "markdown",
5"metadata": {},
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.