Fix CI

ivmarkov · Jan 27, 2024 · 22ab9ec · 22ab9ec
1 parent 8c22c5c
commit 22ab9ec
Show file tree

Hide file tree

Showing 2 changed files with 3 additions and 2 deletions.
diff --git a/.cargo/config.toml b/.cargo/config.toml
@@ -1,9 +1,9 @@
 [build]
 # Uncomment the relevant target for your chip here (ESP32, ESP32-S2, ESP32-S3 or ESP32-C3)
-target = "xtensa-esp32-espidf"
+#target = "xtensa-esp32-espidf"
 #target = "xtensa-esp32s2-espidf"
 #target = "xtensa-esp32s3-espidf"
-#target = "riscv32imc-esp-espidf"
+target = "riscv32imc-esp-espidf"
 #target = "riscv32imac-esp-espidf"
 
 [target.xtensa-esp32-espidf]

diff --git a/src/main.rs b/src/main.rs
@@ -89,6 +89,7 @@ include!(env!("EMBUILD_GENERATED_SYMBOLS_FILE"));
 const ULP: &[u8] = include_bytes!(env!("EMBUILD_GENERATED_BIN_FILE"));
 
 thread_local! {
+    #[allow(clippy::thread_local_initializer_can_be_made_const)]
     static TLS: RefCell<u32> = const { RefCell::new(13) };
 }