Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Timing improvements #329

Merged
merged 4 commits into from
May 23, 2024
Merged

Timing improvements #329

merged 4 commits into from
May 23, 2024

Conversation

aehart
Copy link
Contributor

@aehart aehart commented Mar 6, 2024

This PR corresponds to cms-L1TK/project_generation_scripts#59 and makes the unbinned memory adapted from Thomas's work the default.

N.B.: To be merged after cms-L1TK/project_generation_scripts#59 and #315 are merged.

ETA: The updates to the unbinned memory module have been reverted for now. To be revisited once the outstanding dual-FPGA work is merged.

@aehart aehart force-pushed the timing_improvements branch from a67d99b to 59a7e20 Compare March 25, 2024 09:18
@aehart aehart marked this pull request as ready for review March 25, 2024 12:38
@aehart aehart force-pushed the timing_improvements branch from 59a7e20 to 27f20bf Compare April 16, 2024 14:43
Comment on lines 16 to 28
port (
clk: in std_logic;
--memory_din: in t_write;
rstb: in std_logic;
wea: in std_logic;
bxa: in std_logic_vector( 2 downto 0 ); -- set to bx_o
addra: in std_logic_vector( clogb2(RAM_DEPTH) - 1 downto 0 );
dina: in std_logic_vector( RAM_WIDTH - 1 downto 0 );
--memory_read: in t_read;
addrb: in std_logic_vector( clogb2(RAM_DEPTH) - 1 downto 0 );
--memory_dout: out t_data
nent_o: out t_arr_7b(0 to NUM_PAGES-1);
doutb: out std_logic_vector( RAM_WIDTH - 1 downto 0 )
Copy link
Contributor

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This interface is changed to remove the sync_nent port. In the branch for the FPGA2 project I have changed the code such that it is not passing the address, rather the memory module now counts the number of entries and keep tracks of which BX to write the data to. This version would not be "mergable" with the FPGA2 project. We should discuss how to proceed. My motivation was to minimize the amount of data we need to route to the memories.

@aehart aehart force-pushed the timing_improvements branch from 27f20bf to de0a385 Compare May 21, 2024 10:17
@aehart aehart force-pushed the timing_improvements branch from de0a385 to 8069e8d Compare May 21, 2024 10:23
Copy link
Contributor

@aryd aryd left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks fine.

@aryd aryd merged commit 2307252 into master May 23, 2024
1 check passed
@aehart aehart mentioned this pull request Jun 4, 2024
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants