Code

Feature: Cortex-R support#1657

Code

Merged

esden merged 50 commits intomainblackmagic-debug/blackmagic:mainfrom feature/cortex-r-supportblackmagic-debug/blackmagic:feature/cortex-r-supportCopy head branch name to clipboardOct 31, 2023

+1,397-15

Commits

Commits on Oct 30, 2023

• adiv5: Defined a proper Cortex-R architecture type and corrected the Cortex-R4 debug component entry

  dragonmux

  committed
  fcafc6b

• cortexr: Began implementing a probe routine for detecting and handling ARM Cortex-R cores

  dragonmux

  committed
  d8cad9d

• cortexr: Added Cortex-R definitions for and a call to cortex_read_cpuid()

  dragonmux

  committed
  7b0df18

• cortexr: Implemented support for reading and writing memory on Cortex-R targets

  dragonmux

  committed
  94c8446

• cortexr: Defined various registers found in the debug address space

  dragonmux

  committed
  71f7d8c

• cortexr: Implemented a mechanism for reading coprocessor registers

  dragonmux

  committed
  11b4aa7

• cortexr: Implemented a mechanism for writing coprocessor registers

  dragonmux

  committed
  bf3fde3

• cortexr: Implemented support for checking if a device implements hardware float

  dragonmux

  committed
  dec1369

• cortexr: Added a post-probe message for reporting unknown devices

  dragonmux

  committed
  6c61ec0

• cortexr: Added some documentation on where and how to find the architecture and technical reference manuals used

  dragonmux

  committed
  dbc7232

• cortexr: Handle when the core has a floating point unit

  dragonmux

  committed
  581cc45

• cortexr: Read out and decode the number of breakpoints and watchpoints a core implements

  dragonmux

  committed
  1ce2887

• cortexr: Implemented readout and decoding of the processor cache information

  dragonmux

  committed
  ef77c48

• cortexr: Implemented support for halting the target core

  dragonmux

  committed
  212d54b

• cortexr: Implemented handling for polling if the core is halted and why

  dragonmux

  committed
  c2e3b4c

• cortexr: Implemented support for resuming the target core

  dragonmux

  committed
  a69408d

• cortexr: Implemented core halting prior to executing coprocessor instructions on the target

  dragonmux

  committed
  1ac620e

• cortexr: Implemented a save/restore mechanism for r0-r15 + CPSR

  dragonmux

  committed
  9c782fb

• cortexr: Implemented a save/restore mechanism for d0-d15 + FPSCR

  dragonmux

  committed
  5a6dec3

• cortexr: Implemented save/restore for the SPSRs

  dragonmux

  committed
  485e86a

• cortexr: Tidied up the register save/restore code to properly abstract it for use elsewhere

  dragonmux

  committed
  d5666cd

• cortexr: Implemented support for building the XML target description for non-FPU cores

  dragonmux

  committed
  1a57878

• cortexr: Implemented support for building the XML target description for VFPv2 FPUs

  dragonmux

  committed
  dd9d021

• cortexr: Implemented cortexr_regs_{read,write} based atop the save/restore functionality

  dragonmux

  committed
  b59c5b4

• cortexr: Refactored the breakpoint and watchpoint definitions into the general Cortex private structure

  dragonmux

  committed
  6d4e0fc

• cortexr: Implemented attach

  dragonmux

  committed
  02f6ddd

• cortexr: Implemented detach

  dragonmux

  committed
  3379fd3

• cortexr: Implemented single register IO

  dragonmux

  committed
  0b22190

• cortexr: Implemented support for hardware breakpoints

  dragonmux

  committed
  bf691ed

• cortexr: Implemented support for single-stepping the core

  dragonmux

  committed
  1afefa7

• cortexr: Enable halting debug mode when the processor halts

  dragonmux

  committed
  b4aacb1

• cortexr: Refactored out the breakpoint setup logic into its own function

  dragonmux

  committed
  290a5c7

• cortexr: Implemented handling for ARM vs Thumb breakpoints

  dragonmux

  committed
  74c8723

• cortexr: Implemented support for watchpoints

  dragonmux

  committed
  85dbcdd

• cortexr: Implemented handling for disabling interrupts during single stepping and handling the ITR enable bit properly

  dragonmux

  committed
  706fd85

• cortexr: Implemented readout of the processor features to check for the security and virt extensions

  dragonmux

  committed
  c6c78fb

• cortexr: Implemented readout of the memory model to configure how we talk with the target

  dragonmux

  committed
  465d77e

• cortexr: Implemented extremely basic support for handling watchpoints getting triggered

  dragonmux

  committed
  f0f40ba

• cortexr: Reordered some of the target structure initialisation so things are done in a more sensible order

  dragonmux

  committed
  bfafbc1

• cortexr: Implemented handling for when an instruction launch that reads data hits an error

  dragonmux

  committed
  a97666b

• cortexr: Began overhauling cortexr_mem_read() to support reading memory properly as it requires a jump from the debug to system busses on Cortex-A and -R targets

  dragonmux

  committed
  dcae3fc

• cortexr: Implemented an error reporting mechanism for data and MMU faults

  dragonmux

  committed
  1466d6d

• cortexr: Implemented fault handling for cortexr_mem_read() to clean up after ourselves

  dragonmux

  committed
  dff4825

• cortexr: Implemented a slow path memory reader for cortexr_mem_read()

  dragonmux

  committed
  006002a

• cortexr: Added fault handling for cortexr_run_insn()

  dragonmux

  committed
  79d3044

• cortexr: Implemented fault handling for cortexr_mem_read_slow() to clean up after ourselves

  dragonmux

  committed
  a59ca06

• cortexr: Refactored out the data fault post-processing from cortexr_mem_read()

  dragonmux

  committed
  0d568fe

• cortexr: Implemented handling for when an instruction launch that writes data hits an error

  dragonmux

  committed
  4ca538f

• cortexr: Began overhauling cortexr_mem_write() to support writing memory properly as it requires ajump from the debug to system busses on Cortex-A and -R targets

  dragonmux

  committed
  564e48d

• cortexr: Implemented a slow path memory writer for cortexr_mem_write()

  dragonmux

  committed
  a5f7eeb