Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fix: proper IR quirk handling for Xilinx FPGAs #1620

Merged
merged 7 commits into from
Oct 29, 2023

jtag_scan: updated JTAG_MAX_IR_LEN to be the max bit-length of the IR…

5c63108
Select commit
Loading
Failed to load commit list.
Sign in for the full log view
Merged

Fix: proper IR quirk handling for Xilinx FPGAs #1620

jtag_scan: updated JTAG_MAX_IR_LEN to be the max bit-length of the IR…
5c63108
Select commit
Loading
Failed to load commit list.

The logs for this run have expired and are no longer available.