Skip to content
Back to pull request #1620

Fix: proper IR quirk handling for Xilinx FPGAs #1248

Sign in to view logs

Fix: proper IR quirk handling for Xilinx FPGAs

Fix: proper IR quirk handling for Xilinx FPGAs #1248

Run time

Learn about OS pricing on GitHub Actions
Job Run time
pre-commit
24s
24s