Skip to content
build PR

Fix: proper IR quirk handling for Xilinx FPGAs #1487

Sign in to view logs

Fix: proper IR quirk handling for Xilinx FPGAs

Fix: proper IR quirk handling for Xilinx FPGAs #1487

Re-run triggered September 14, 2023 19:25
@dragonmuxdragonmux
#1620
lethalbit:aki/xilinx
Status Success
Total duration 5m 40s
Artifacts –
This run and associated checks have been archived and are scheduled for deletion. Learn more about checks retention

build-pr.yml

on: pull_request
size-diff
52s
size-diff
Matrix: build-linux
Matrix: build-windows-mingw
Fit to window
Zoom out
Zoom in