Skip to content
lint

Fix: proper IR quirk handling for Xilinx FPGAs #1138

Sign in to view logs

Fix: proper IR quirk handling for Xilinx FPGAs

Fix: proper IR quirk handling for Xilinx FPGAs #1138

Run time

Learn about OS pricing on GitHub Actions
Job Run time
pre-commit
15s
15s