Skip to content
lint

Fix: proper IR quirk handling for Xilinx FPGAs #1127

Sign in to view logs

Fix: proper IR quirk handling for Xilinx FPGAs

Fix: proper IR quirk handling for Xilinx FPGAs #1127

Re-run triggered September 9, 2023 22:37
@dragonmuxdragonmux
#1620
lethalbit:aki/xilinx
Status Success
Total duration 31s
Artifacts –
This run and associated checks have been archived and are scheduled for deletion. Learn more about checks retention

lint.yml

on: pull_request
pre-commit
20s
pre-commit
Fit to window
Zoom out
Zoom in