This is a UART(universal asynchronous receiver/ transmitter) designed in SystemVerilog.
-
Notifications
You must be signed in to change notification settings - Fork 0
begumfilizoz/UARTDesign
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
This is an UART designed in SystemVerilog.
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published