Skip to content

Commit

Permalink
Add explicit python3 prefix to all python paths in test suite
Browse files Browse the repository at this point in the history
  • Loading branch information
dbarrie committed Dec 7, 2023
1 parent 7823b91 commit c77ecd2
Show file tree
Hide file tree
Showing 11 changed files with 11 additions and 11 deletions.
2 changes: 1 addition & 1 deletion tb/axis_arb_mux/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -75,7 +75,7 @@ endif
include $(shell cocotb-config --makefiles)/Makefile.sim

$(WRAPPER).v: ../../rtl/$(DUT)_wrap.py
$< -p $(PORTS)
python3 $< -p $(PORTS)

iverilog_dump.v:
echo 'module iverilog_dump();' > $@
Expand Down
2 changes: 1 addition & 1 deletion tb/axis_arb_mux/test_axis_arb_mux.py
Original file line number Diff line number Diff line change
Expand Up @@ -329,7 +329,7 @@ def test_axis_arb_mux(request, ports, data_width, round_robin):
wrapper_file = os.path.join(tests_dir, f"{wrapper}.v")
if not os.path.exists(wrapper_file):
subprocess.Popen(
[os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
["python3", os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
cwd=tests_dir
).wait()

Expand Down
2 changes: 1 addition & 1 deletion tb/axis_broadcast/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -69,7 +69,7 @@ endif
include $(shell cocotb-config --makefiles)/Makefile.sim

$(WRAPPER).v: ../../rtl/$(DUT)_wrap.py
$< -p $(PORTS)
python3 $< -p $(PORTS)

iverilog_dump.v:
echo 'module iverilog_dump();' > $@
Expand Down
2 changes: 1 addition & 1 deletion tb/axis_broadcast/test_axis_broadcast.py
Original file line number Diff line number Diff line change
Expand Up @@ -157,7 +157,7 @@ def test_axis_broadcast(request, ports, data_width):
wrapper_file = os.path.join(tests_dir, f"{wrapper}.v")
if not os.path.exists(wrapper_file):
subprocess.Popen(
[os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
["python3", os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
cwd=tests_dir
).wait()

Expand Down
2 changes: 1 addition & 1 deletion tb/axis_demux/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -70,7 +70,7 @@ endif
include $(shell cocotb-config --makefiles)/Makefile.sim

$(WRAPPER).v: ../../rtl/$(DUT)_wrap.py
$< -p $(PORTS)
python3 $< -p $(PORTS)

iverilog_dump.v:
echo 'module iverilog_dump();' > $@
Expand Down
2 changes: 1 addition & 1 deletion tb/axis_demux/test_axis_demux.py
Original file line number Diff line number Diff line change
Expand Up @@ -173,7 +173,7 @@ def test_axis_demux(request, ports, data_width, tdest_route):
wrapper_file = os.path.join(tests_dir, f"{wrapper}.v")
if not os.path.exists(wrapper_file):
subprocess.Popen(
[os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
["python3", os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
cwd=tests_dir
).wait()

Expand Down
2 changes: 1 addition & 1 deletion tb/axis_mux/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -68,7 +68,7 @@ endif
include $(shell cocotb-config --makefiles)/Makefile.sim

$(WRAPPER).v: ../../rtl/$(DUT)_wrap.py
$< -p $(PORTS)
python3 $< -p $(PORTS)

iverilog_dump.v:
echo 'module iverilog_dump();' > $@
Expand Down
2 changes: 1 addition & 1 deletion tb/axis_mux/test_axis_mux.py
Original file line number Diff line number Diff line change
Expand Up @@ -193,7 +193,7 @@ def test_axis_mux(request, ports, data_width):
wrapper_file = os.path.join(tests_dir, f"{wrapper}.v")
if not os.path.exists(wrapper_file):
subprocess.Popen(
[os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
["python3", os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{ports}"],
cwd=tests_dir
).wait()

Expand Down
2 changes: 1 addition & 1 deletion tb/axis_ram_switch/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -87,7 +87,7 @@ endif
include $(shell cocotb-config --makefiles)/Makefile.sim

$(WRAPPER).v: ../../rtl/$(DUT)_wrap.py
$< -p $(S_COUNT) $(M_COUNT)
python3 $< -p $(S_COUNT) $(M_COUNT)

iverilog_dump.v:
echo 'module iverilog_dump();' > $@
Expand Down
2 changes: 1 addition & 1 deletion tb/axis_ram_switch/test_axis_ram_switch.py
Original file line number Diff line number Diff line change
Expand Up @@ -337,7 +337,7 @@ def test_axis_ram_switch(request, s_count, m_count, s_data_width, m_data_width):
wrapper_file = os.path.join(tests_dir, f"{wrapper}.v")
if not os.path.exists(wrapper_file):
subprocess.Popen(
[os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{s_count}", f"{m_count}"],
["python3", os.path.join(rtl_dir, f"{dut}_wrap.py"), "-p", f"{s_count}", f"{m_count}"],
cwd=tests_dir
).wait()

Expand Down
2 changes: 1 addition & 1 deletion tb/axis_switch/Makefile
Original file line number Diff line number Diff line change
Expand Up @@ -78,7 +78,7 @@ endif
include $(shell cocotb-config --makefiles)/Makefile.sim

$(WRAPPER).v: ../../rtl/$(DUT)_wrap.py
$< -p $(S_COUNT) $(M_COUNT)
python3 $< -p $(S_COUNT) $(M_COUNT)

iverilog_dump.v:
echo 'module iverilog_dump();' > $@
Expand Down

0 comments on commit c77ecd2

Please sign in to comment.