Rename add one to bias add

Xilinx · Apr 9, 2024 · 0a36fa1 · 0a36fa1
1 parent 9a6379f
commit 0a36fa1
Show file tree

Hide file tree

Showing 7 changed files with 4 additions and 4 deletions.
diff --git a/reference_designs/ipu-xrt/README.md b/reference_designs/ipu-xrt/README.md
@@ -12,7 +12,7 @@
 
 These reference designs provide a good starting point to illustrate how to build commonly used compute kernels (both single core and multicore data processing pipelines). They serve to highlight how designs can be described in python and lowered through the mlir-aie tool flow to an executable that runs on the IPU. 
 
-* [Add One (with ObjectFIFOs)](./add_one_objFifo) - Single tile performs a very simple `+` operation where the kernel loads data from local memory, increments the value by `1` and stores it back.
+* [Vector Bias Add](./vector_bias_add) - Single tile performs a very simple `+` operation where the kernel loads data from local memory, increments the value by `1` and stores it back.
 * [Hello World (Log version)](./log_hello_world) - Single tile performs a self-query and `printf` function where printed data is moved from local buffers to external memory to be read by the host processor.
 * [Matrix Multiplication](./matrix_multiplication) - Single tile performs a `matrix * matrix` multiply on int16 data type where `MxKxN` is `128x128x128`. The kernel itself computes `64x32x64 (MxKxN)` so it is invoked multiple times to complete the full matmul compute.
 * [Vector Scalar](./vector_scalar) - Single tile performs `vector * scalar` of size `4096`. The kernel does a `1024` vector multiply and is invoked multiple times to complete the full vector*scalar compute.

diff --git a/...ns/ipu-xrt/add_one_objFifo/CMakeLists.txt → ...ns/ipu-xrt/vector_bias_add/CMakeLists.txt b/...ns/ipu-xrt/add_one_objFifo/CMakeLists.txt → ...ns/ipu-xrt/vector_bias_add/CMakeLists.txt
diff --git a/..._designs/ipu-xrt/add_one_objFifo/Makefile → ..._designs/ipu-xrt/vector_bias_add/Makefile b/..._designs/ipu-xrt/add_one_objFifo/Makefile → ..._designs/ipu-xrt/vector_bias_add/Makefile
@@ -10,7 +10,7 @@ include ../makefile-common
 
 all: build/final.xclbin
 
-targetname = addOneObjfifo
+targetname = vectorBiasAdd
 
 build/aie.mlir: aie2.py
 	mkdir -p ${@D}

diff --git a/...designs/ipu-xrt/add_one_objFifo/README.md → ...designs/ipu-xrt/vector_bias_add/README.md b/...designs/ipu-xrt/add_one_objFifo/README.md → ...designs/ipu-xrt/vector_bias_add/README.md
diff --git a/...e_designs/ipu-xrt/add_one_objFifo/aie2.py → ...e_designs/ipu-xrt/vector_bias_add/aie2.py b/...e_designs/ipu-xrt/add_one_objFifo/aie2.py → ...e_designs/ipu-xrt/vector_bias_add/aie2.py
@@ -12,7 +12,7 @@
 from aie.extras.context import mlir_mod_ctx
 
 
-def my_add_one_objFifo():
+def my_vector_bias_add():
     with mlir_mod_ctx() as ctx:
 
         @device(AIEDevice.ipu)
@@ -72,4 +72,4 @@ def sequence(inTensor, notUsed, outTensor):
     print(ctx.module)
 
 
-my_add_one_objFifo()
+my_vector_bias_add()
diff --git a/...e_designs/ipu-xrt/add_one_objFifo/run.lit → ...e_designs/ipu-xrt/vector_bias_add/run.lit b/...e_designs/ipu-xrt/add_one_objFifo/run.lit → ...e_designs/ipu-xrt/vector_bias_add/run.lit
diff --git a/..._designs/ipu-xrt/add_one_objFifo/test.cpp → ..._designs/ipu-xrt/vector_bias_add/test.cpp b/..._designs/ipu-xrt/add_one_objFifo/test.cpp → ..._designs/ipu-xrt/vector_bias_add/test.cpp