Skip to content
build

target/sim: Correctly handle empty UART lines (#141) #17

Sign in to view logs

target/sim: Correctly handle empty UART lines (#141)

target/sim: Correctly handle empty UART lines (#141) #17

GitHub Actions / verible-verilog-lint succeeded Aug 31, 2024 in 0s

reviewdog [verible-verilog-lint] report

reported by reviewdog 🐶

Findings (0)
Filtered Findings (0)
View more details on GitHub Actions