ensure registers and vars is set correct

RfidResearchGroup · Aug 28, 2023 · ba320f2 · ba320f2
1 parent b156f4a
commit ba320f2
Show file tree

Hide file tree

Showing 6 changed files with 5 additions and 5 deletions.
diff --git a/fpga/fpga_icopyx_hf.bit b/fpga/fpga_icopyx_hf.bit
diff --git a/fpga/fpga_pm3_felica.bit b/fpga/fpga_pm3_felica.bit
diff --git a/fpga/fpga_pm3_hf.bit b/fpga/fpga_pm3_hf.bit
diff --git a/fpga/fpga_pm3_hf_15.bit b/fpga/fpga_pm3_hf_15.bit
diff --git a/fpga/fpga_pm3_lf.bit b/fpga/fpga_pm3_lf.bit
diff --git a/fpga/hi_reader.v b/fpga/hi_reader.v
@@ -407,6 +407,9 @@ end
 
 always @(*)
 begin
+    pwr_oe1 = 1'b0;
+    pwr_oe4 = 1'b0;
+
     if (minor_mode == `FPGA_HF_READER_MODE_SEND_SHALLOW_MOD)
     begin
         pwr_hi  = ck_1356meg;
@@ -441,13 +444,10 @@ begin
     end
 end
 
-// always on
-// assign pwr_oe1 = 1'b0;
+// unused
+assign pwr_oe2 = 1'b0;
 assign pwr_oe3 = 1'b0;
-
-// Unused.
 assign pwr_lo  = 1'b0;
-assign pwr_oe2 = 1'b0;
 
 // Debug Output
 assign debug = corr_i_cnt[3];