You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Modify the PCB to include these connections, provided we can be confident that no back-powering of the Xilinx FPGA will occur. We might need to have diodes on the Xilinx FPGA connector pins for this, to make the bus "read only" from the Xilinx FPGA.
It was easier for me to enable extenders - you can remove those two wires bellow LCD - orange and black
The text was updated successfully, but these errors were encountered: