Skip to content

RTL-level and gate-level simulation Makefile templates using VCS and design compiler

Notifications You must be signed in to change notification settings

EPTansuo/rtl_gate_sim_template

Folders and files

NameName
Last commit message
Last commit date

Latest commit

 

History

12 Commits
 
 
 
 
 
 
 
 
 
 
 
 

Repository files navigation

VCS + Design Compiler RTL-Level and Gate Level Simulation Template

Introduction

If you want to use this template in your progarm, plase change the variables in Makefile and ./scipts/dc.tcl

Usage

For RTL-Level Simulation:

make rtl_sim

For Gate-Level Simulation:

make gate_sim

You can also type make rtl_build or make gate_build for analysis and compitation without simulation.

About

RTL-level and gate-level simulation Makefile templates using VCS and design compiler

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published