Popular repositories Loading

1. clk_divider clk_divider Public

   Forked from D3r3k23/clk_divider

   Verilog clock divider circuit & testbench

   Verilog

2. divider_verilog divider_verilog Public

   Forked from PiotrMekal/divider_verilog

   Verilog

3. Verilog-Example-Basic-clockdivider Verilog-Example-Basic-clockdivider Public

   Forked from cmbrothers/Verilog-Example-Basic-clockdivider

   Clock divider used in other projects.

   Verilog

4. Frequency-divider Frequency-divider Public

   Forked from NitinBnittu/Frequency-divider

   Frequency of the clock is divided by required number with required duty cycle. EDA tool is used to create the verilog code and simulation.The picture of the waveform is attached to the code file pl…

   Verilog

5. ECE441-Project-2 ECE441-Project-2 Public

   Forked from tgiv014/ECE441-Project-2

   Verilog code for synchronous 50,000,000:1 clock divider, 4 bit up counter, and seven segment decoder.

   Verilog

6. FPGA-ClkDivider FPGA-ClkDivider Public

   Forked from ryancor/FPGA-ClkDivider

   Spartan-6 Verilog binary counter using 4 bits by slowing down the clock. Buzzer uses the tone from the counter, and sound from input.

   Verilog