[Hardware][CPU] Refactor CPU vector types for ISAs

[ShawnD200]

Abstract three types of vectors: OpsVecType, AttnVecType, and QuantVecType. Also move ISA specifics back to their implementations where they belong, which cleans up the less readable and less maintainable macros in attention and quant.

No functionality change.

@mgoin @bigPYJ1151 @sanketkaleoss @ChipKerchner

[github-actions]

👋 Hi! Thank you for contributing to the vLLM project.
Just a reminder: PRs would not trigger full CI run by default. Instead, it would only run fastcheck CI which starts running only a small and essential subset of CI tests to quickly catch errors. You can run other CI tests on top of those by going to your fastcheck build on Buildkite UI (linked in the PR checks section) and unblock them. If you do not have permission to unblock, ping simon-mo or khluu to add you in our Buildkite org.

Once the PR is approved and ready to go, your PR reviewer(s) can run CI to test the changes comprehensively before merging.

To run CI, PR reviewers can do one of these:

• Add ready label to the PR
• Enable auto-merge.

🚀