Skip to content
This repository has been archived by the owner on Mar 2, 2021. It is now read-only.

L2 inclusive cache latency #156

Open
gdessouky opened this issue Jun 8, 2020 · 0 comments
Open

L2 inclusive cache latency #156

gdessouky opened this issue Jun 8, 2020 · 0 comments

Comments

@gdessouky
Copy link

I'm trying to figure out the clock cycle latency for the L2 inclusive cache from sifive. I can't seem to find it documented anywhere. Can anyone help?
Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@gdessouky