elfloader/riscv: always pass hart/core information #493

	# Copyright 2021, Proofcraft Pty Ltd
	#
	# SPDX-License-Identifier: BSD-2-Clause

	# sel4test simulation runs
	#
	# See sel4test-sim/builds.yml in the repo seL4/ci-actions for configs.

	name: seL4Test-Sim

	on:
	push:
	branches: [master]
	pull_request:

	# Cancel older runs to reduce the load. The workflow also runs on pushes to
	# the master branch, but skipping or cancellation will not happen there
	# practically due to the unique run ID.
	concurrency:
	group: ${{ github.workflow }}-${{ github.event_name == 'pull_request' && format('pr-{0}', github.event.number) \|\| format('run-{0}', github.run_id) }}
	cancel-in-progress: ${{ github.event_name == 'pull_request' }}

	jobs:
	simulation:
	name: Simulation
	runs-on: ubuntu-latest
	strategy:
	matrix:
	march: [armv7a, armv8a, nehalem, rv32imac, rv64imac]
	compiler: [gcc, clang]
	steps:
	- uses: seL4/ci-actions/sel4test-sim@master
	with:
	march: ${{ matrix.march }}
	compiler: ${{ matrix.compiler }}

Provide feedback