Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

VECTACTIVE/VECTPENDING are 9 bits. #568

Open
cbiffle opened this issue Nov 25, 2024 · 0 comments
Open

VECTACTIVE/VECTPENDING are 9 bits. #568

cbiffle opened this issue Nov 25, 2024 · 0 comments

Comments

@cbiffle
Copy link
Contributor

cbiffle commented Nov 25, 2024

In addition to the issue described in #499, note that the ICSR VECTACTIVE/VECTPENDING bits, as well as the similarly-encoded exception bits in the xPSR, are nine bit fields, so a From<u8> impl is not appropriate.

Screenshot from ARMv7-M:
2024-11-25-135149_1455x287_scrot

ARMv6-M is restricted to 32 interrupts architecturally, so the result should be the same, though note that v6-M also defines these as nine bit fields. v7-M can have up to 496 interrupts so basically none of the current VectActive type is correct on that profile.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

1 participant