Skip to content
This repository has been archived by the owner on Mar 20, 2024. It is now read-only.

benchmarks for RVV #914

Open
wanghuibin0 opened this issue Aug 10, 2023 · 2 comments
Open

benchmarks for RVV #914

wanghuibin0 opened this issue Aug 10, 2023 · 2 comments

Comments

@wanghuibin0
Copy link

wanghuibin0 commented Aug 10, 2023

I would like to evalute the V vector extension to compare it with other vector ISA, such as ARM SVE, or other SIMD architectures.
Is there any representative benchmark for this task?

@camel-cdr
Copy link

@wanghuibin0 I don't think you'll be able to find something like that until rvv 1.0 CPUs are widely available.

This isn't quite what you are looking for, but I've created a few benchmarks to evaluate how to write performant rvv code: https://camel-cdr.github.io/rvv-bench-results/index.html

I've got results from the only two currently generally available CPUs with rvv support (C906 and C920), but note that they implement the pre ratification version 0.7.1 of the extension.

@aitesam961
Copy link

Here is one but not quite there yet
https://github.com/RALC88/riscv-vectorized-benchmark-suite
and here is what they say "Current implementation is targeting RISC-V Architectures; however, it can be easily ported to any Vector/SIMD ISA thanks to a wrapper library which we developed to map vector intrinsics and math functions to the target architecture."
Hope it helps

Sign up for free to subscribe to this conversation on GitHub. Already have an account? Sign in.
Labels
None yet
Projects
None yet
Development

No branches or pull requests

3 participants