diff --git a/layouts/Makefile b/layouts/Makefile index 84a797bc..ea186018 100644 --- a/layouts/Makefile +++ b/layouts/Makefile @@ -2,8 +2,10 @@ all: small_core.alf medium_core.alf big_core.alf %_core.alf: - m4 -DARCH_CORE_COMMON=$*_core_column.cmd core.cmd > $*_core.cmd - ./gen_alf $*_core.cmd > $*_core.alf + @echo "Generating pipeout for $@" + @(cd ../release; ./olympia -z ../layouts/pipeout -i1 traces/dhry_riscv.zstf > /dev/null) + @./gen_alf.py -d pipeoutlocation.dat -a $*_core.alf + @rm pipeout* clean: - rm small_core.cmd medium_core.cmd big_core.cmd *.alf + rm -f *.alf pipeout* diff --git a/layouts/big_core.alf b/layouts/big_core.alf index 4adbe1cb..f579e9b0 100644 --- a/layouts/big_core.alf +++ b/layouts/big_core.alf @@ -1,3825 +1,2041 @@ --- - type: schedule - color: (192,192,192) - dimensions: (288, 1225) - position: (99, 2) + color: (192,192,192) + dimensions: (720,1568) + position: (159,2) pixel_offset: 80 - time_scale: 0.125 - children: - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 2) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 5) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 8) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 11) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 14) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 17) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 20) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 32) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 44) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 56) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 68) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 71) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 74) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 77) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 80) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 83) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 86) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 98) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 110) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 122) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 134) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 137) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 140) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 143) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 146) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 149) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 152) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 164) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 176) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 188) - t_offset: -10 + time_scale: 0.125 + children: + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,2) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,7) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,12) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,17) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,22) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,27) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,32) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,37) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,42) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,57) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,72) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,77) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,82) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,87) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,92) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,97) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,102) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,107) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,112) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,127) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,142) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,147) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,152) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,157) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,162) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,167) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,172) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,177) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,182) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,197) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_fpu0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 200) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,212) + LocationString: top.cpu.core0.dispatch.in_alu0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_fpu1_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 212) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,227) + LocationString: top.cpu.core0.dispatch.in_fpu0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 224) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,242) + LocationString: top.cpu.core0.dispatch.in_br0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu1_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 236) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,257) + LocationString: top.cpu.core0.dispatch.in_lsu_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu2_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 248) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,272) + LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,287) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,292) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,297) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,302) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,307) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,312) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,317) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,332) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,347) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,352) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,357) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,362) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,367) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,372) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,377) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,392) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,407) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,412) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,417) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,422) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,427) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,432) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,437) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,452) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,467) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,472) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,477) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,482) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,487) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,492) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,497) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,512) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,527) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,532) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,537) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,542) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,547) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,552) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,557) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,572) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer0 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,587) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,602) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,617) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,632) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline3 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,647) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline4 + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu3_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 260) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu4_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 272) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu5_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 284) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_br0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 296) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_br1_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 308) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_lsu_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 320) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 332) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_reorder_flush - color: (192,192,192) - dimensions: (328, 13) - position: (99, 344) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 356) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 359) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 362) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 365) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 368) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 380) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 392) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 404) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 416) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 419) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 422) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 425) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 428) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 440) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 452) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 464) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 476) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 479) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 482) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 485) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 488) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 500) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 512) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 524) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 536) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 539) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 542) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 545) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 548) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 560) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 572) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 584) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 596) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 599) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 602) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 605) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 608) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 620) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 632) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 644) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 656) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 659) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 662) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 665) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 668) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 680) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 692) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 704) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 716) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 719) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 722) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 725) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 728) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 740) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 752) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 764) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 776) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 779) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 782) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 785) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 788) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 800) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 812) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 824) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 836) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 839) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 842) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 845) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 848) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 860) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 872) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 884) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 896) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 899) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 902) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 905) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 908) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 920) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 932) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 944) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,662) + LocationString: top.cpu.core0.lsu.dcache_busy + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,677) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,682) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,687) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,692) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,697) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,702) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,707) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,712) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,717) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,722) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,727) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,732) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,737) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,742) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,747) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,752) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,757) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,762) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,767) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,772) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,777) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,782) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,787) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,792) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,797) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,812) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,827) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,842) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,857) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 + t_offset: -10 + type: schedule_line + - Content: auto_color_annotation + color: (192,192,192) + dimensions: (720,15) + position: (159,872) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.lsu.dcache_busy - color: (192,192,192) - dimensions: (328, 13) - position: (99, 956) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 968) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 980) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 992) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1004) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1007) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1010) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1013) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1016) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1028) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1040) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1052) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1064) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1067) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1070) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1073) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1076) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1079) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1082) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1085) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1088) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1091) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1094) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1097) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1100) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1103) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1106) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1109) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1112) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1115) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1118) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1121) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1124) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 1127) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1130) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1142) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1154) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1166) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1178) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1190) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1202) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 1214) - t_offset: -10 -- Content: caption - caption: Decode - color: (192,192,192) - dimensions: (90, 13) - position: (10, 2) -- Content: caption - caption: Decode[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 20) -- Content: caption - caption: Decode[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 32) -- Content: caption - caption: Decode[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 44) -- Content: caption - caption: Decode[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 56) -- Content: caption - caption: Rename - color: (192,192,192) - dimensions: (90, 13) - position: (10, 68) -- Content: caption - caption: Rename[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 86) -- Content: caption - caption: Rename[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 98) -- Content: caption - caption: Rename[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 110) -- Content: caption - caption: Rename[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 122) -- Content: caption - caption: Dispatch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 134) -- Content: caption - caption: Dispatch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 152) -- Content: caption - caption: Dispatch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 164) -- Content: caption - caption: Dispatch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 176) -- Content: caption - caption: Dispatch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 188) -- Content: caption - caption: FPU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 200) -- Content: caption - caption: FPU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 212) -- Content: caption - caption: ALU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 224) -- Content: caption - caption: ALU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 236) -- Content: caption - caption: ALU2 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 248) -- Content: caption - caption: ALU3 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 260) -- Content: caption - caption: ALU4 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 272) -- Content: caption - caption: ALU5 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 284) -- Content: caption - caption: BR0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 296) -- Content: caption - caption: BR1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 308) -- Content: caption - caption: LSU cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 320) -- Content: caption - caption: ROB cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 332) -- Content: caption - caption: ROB flush - color: (192,192,192) - dimensions: (90, 13) - position: (10, 344) -- Content: caption - caption: ALU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 356) -- Content: caption - caption: ALU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 368) -- Content: caption - caption: ALU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 380) -- Content: caption - caption: ALU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 392) -- Content: caption - caption: ALU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 404) -- Content: caption - caption: ALU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 416) -- Content: caption - caption: ALU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 428) -- Content: caption - caption: ALU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 440) -- Content: caption - caption: ALU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 452) -- Content: caption - caption: ALU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 464) -- Content: caption - caption: ALU2 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 476) -- Content: caption - caption: ALU2 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 488) -- Content: caption - caption: ALU2 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 500) -- Content: caption - caption: ALU2 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 512) -- Content: caption - caption: ALU2 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 524) -- Content: caption - caption: ALU3 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 536) -- Content: caption - caption: ALU3 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 548) -- Content: caption - caption: ALU3 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 560) -- Content: caption - caption: ALU3 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 572) -- Content: caption - caption: ALU3 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 584) -- Content: caption - caption: ALU4 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 596) -- Content: caption - caption: ALU4 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 608) -- Content: caption - caption: ALU4 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 620) -- Content: caption - caption: ALU4 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 632) -- Content: caption - caption: ALU4 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 644) -- Content: caption - caption: ALU5 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 656) -- Content: caption - caption: ALU5 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 668) -- Content: caption - caption: ALU5 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 680) -- Content: caption - caption: ALU5 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 692) -- Content: caption - caption: ALU5 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 704) -- Content: caption - caption: FPU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 716) -- Content: caption - caption: FPU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 728) -- Content: caption - caption: FPU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 740) -- Content: caption - caption: FPU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 752) -- Content: caption - caption: FPU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 764) -- Content: caption - caption: FPU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 776) -- Content: caption - caption: FPU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 788) -- Content: caption - caption: FPU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 800) -- Content: caption - caption: FPU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 812) -- Content: caption - caption: FPU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 824) -- Content: caption - caption: BR0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 836) -- Content: caption - caption: BR0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 848) -- Content: caption - caption: BR0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 860) -- Content: caption - caption: BR0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 872) -- Content: caption - caption: BR0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 884) -- Content: caption - caption: BR1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 896) -- Content: caption - caption: BR1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 908) -- Content: caption - caption: BR1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 920) -- Content: caption - caption: BR1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 932) -- Content: caption - caption: BR1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 944) -- Content: caption - caption: DL1 busy - color: (192,192,192) - dimensions: (90, 13) - position: (10, 956) -- Content: caption - caption: LSU Pipe[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 968) -- Content: caption - caption: LSU Pipe[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 980) -- Content: caption - caption: LSU Pipe[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 992) -- Content: caption - caption: LSU IQ - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1004) -- Content: caption - caption: LSU IQ[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1016) -- Content: caption - caption: LSU IQ[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1028) -- Content: caption - caption: LSU IQ[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1040) -- Content: caption - caption: LSU IQ[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1052) -- Content: caption - caption: ROB - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1064) -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1130) -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1142) -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1154) -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1166) -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1178) -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1190) -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1202) -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1214) -- Content: caption - caption: C=1 Cyc - color: (192,192,192) - dimensions: (90, 13) - position: (10, 1226) -- Content: cycle - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (0,0,0) - dimensions: (65, 13) - position: (35, 1226) - t_offset: 0 -- Content: caption - caption: C=1 -10 - color: (0,0,0) - dimensions: (50, 13) - position: (99, 1226) -- Content: caption - caption: C=1 -5 - color: (0,0,0) - dimensions: (50, 13) - position: (139, 1226) -- Content: caption - caption: C=1 0 - color: (0,0,0) - dimensions: (50, 13) - position: (179, 1226) -- Content: caption - caption: C=1 5 - color: (0,0,0) - dimensions: (50, 13) - position: (219, 1226) -- Content: caption - caption: C=1 10 - color: (0,0,0) - dimensions: (50, 13) - position: (259, 1226) -- Content: caption - caption: C=1 15 - color: (0,0,0) - dimensions: (50, 13) - position: (299, 1226) -- Content: caption - caption: C=1 20 - color: (0,0,0) - dimensions: (50, 13) - position: (339, 1226) -- Content: caption - caption: C=1 25 - color: (0,0,0) - dimensions: (50, 13) - position: (379, 1226) -- Content: caption - caption: C=1 30 - color: (0,0,0) - dimensions: (50, 13) - position: (419, 1226) -- Content: caption - caption: Decode - color: (192,192,192) - dimensions: (90, 13) - position: (401, 2) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 2) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 5) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 8) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 11) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 14) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 17) - t_offset: 0 -- Content: caption - caption: Decode[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 20) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 20) - t_offset: 0 -- Content: caption - caption: Decode[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 32) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 32) - t_offset: 0 -- Content: caption - caption: Decode[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 44) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 44) - t_offset: 0 -- Content: caption - caption: Decode[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 56) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 56) - t_offset: 0 -- Content: caption - caption: Rename - color: (192,192,192) - dimensions: (90, 13) - position: (401, 68) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 68) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 71) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 74) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 77) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 80) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 83) - t_offset: 0 -- Content: caption - caption: Rename[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 86) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 86) - t_offset: 0 -- Content: caption - caption: Rename[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 98) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 98) - t_offset: 0 -- Content: caption - caption: Rename[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 110) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 110) - t_offset: 0 -- Content: caption - caption: Rename[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 122) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 122) - t_offset: 0 -- Content: caption - caption: Dispatch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 134) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 134) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 137) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 140) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 143) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 146) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 149) - t_offset: 0 -- Content: caption - caption: Dispatch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 152) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 152) - t_offset: 0 -- Content: caption - caption: Dispatch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 164) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 164) - t_offset: 0 -- Content: caption - caption: Dispatch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 176) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 176) - t_offset: 0 -- Content: caption - caption: Dispatch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 188) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 188) - t_offset: 0 -- Content: caption - caption: FPU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 200) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_fpu0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 200) - t_offset: 0 -- Content: caption - caption: FPU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 212) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_fpu1_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 212) - t_offset: 0 -- Content: caption - caption: ALU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 224) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 224) - t_offset: 0 -- Content: caption - caption: ALU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 236) + color: (192,192,192) + dimensions: (720,15) + position: (159,887) + LocationString: top.cpu.core0.dispatch.in_reorder_flush + t_offset: -10 + type: schedule_line +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,2) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,7) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,12) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,17) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,22) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,27) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,32) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,37) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,42) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,57) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,72) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,77) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,82) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,87) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,92) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,97) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,102) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,107) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,112) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,127) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,142) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,147) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,152) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,157) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,162) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,167) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,172) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,177) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,182) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,197) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu1_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 236) - t_offset: 0 -- Content: caption - caption: ALU2 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 248) + color: (192,192,192) + dimensions: (150,15) + position: (1049,212) + LocationString: top.cpu.core0.dispatch.in_alu0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu2_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 248) - t_offset: 0 -- Content: caption - caption: ALU3 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 260) + color: (192,192,192) + dimensions: (150,15) + position: (1049,227) + LocationString: top.cpu.core0.dispatch.in_fpu0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu3_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 260) - t_offset: 0 -- Content: caption - caption: ALU4 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 272) + color: (192,192,192) + dimensions: (150,15) + position: (1049,242) + LocationString: top.cpu.core0.dispatch.in_br0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu4_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 272) - t_offset: 0 -- Content: caption - caption: ALU5 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 284) + color: (192,192,192) + dimensions: (150,15) + position: (1049,257) + LocationString: top.cpu.core0.dispatch.in_lsu_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu5_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 284) - t_offset: 0 -- Content: caption - caption: BR0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 296) + color: (192,192,192) + dimensions: (150,15) + position: (1049,272) + LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,287) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,292) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,297) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,302) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,307) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,312) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,317) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,332) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,347) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,352) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,357) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,362) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,367) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,372) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,377) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,392) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,407) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,412) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,417) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,422) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,427) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,432) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,437) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,452) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,467) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,472) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,477) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,482) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,487) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,492) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,497) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,512) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,527) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,532) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,537) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,542) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,547) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,552) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,557) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,572) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer0 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,587) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,602) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,617) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,632) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline3 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,647) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline4 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_br0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 296) - t_offset: 0 -- Content: caption - caption: BR1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 308) + color: (192,192,192) + dimensions: (150,15) + position: (1049,662) + LocationString: top.cpu.core0.lsu.dcache_busy + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,677) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,682) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,687) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,692) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,697) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,702) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,707) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,712) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,717) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,722) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,727) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,732) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,737) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,742) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,747) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,752) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,757) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,762) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,767) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,772) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,777) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,782) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,787) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,792) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,797) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,812) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,827) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,842) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,857) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,872) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_br1_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 308) - t_offset: 0 -- Content: caption - caption: LSU cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 320) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_lsu_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 320) - t_offset: 0 -- Content: caption - caption: ROB cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 332) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 332) - t_offset: 0 -- Content: caption - caption: ROB flush - color: (192,192,192) - dimensions: (90, 13) - position: (401, 344) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_reorder_flush - color: (192,192,192) - dimensions: (160, 13) - position: (490, 344) - t_offset: 0 -- Content: caption - caption: ALU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 356) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 356) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 359) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 362) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 365) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 368) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 368) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 380) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 380) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 392) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 392) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 404) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 404) - t_offset: 0 -- Content: caption - caption: ALU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 416) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 416) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 419) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 422) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 425) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 428) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 428) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 440) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 440) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 452) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 452) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 464) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 464) - t_offset: 0 -- Content: caption - caption: ALU2 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 476) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 476) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 479) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 482) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 485) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 488) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 488) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 500) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 500) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 512) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 512) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 524) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 524) - t_offset: 0 -- Content: caption - caption: ALU3 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 536) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 536) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 539) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 542) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 545) - t_offset: 0 -- Content: caption - caption: ALU3 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 548) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 548) - t_offset: 0 -- Content: caption - caption: ALU3 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 560) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 560) - t_offset: 0 -- Content: caption - caption: ALU3 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 572) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 572) - t_offset: 0 -- Content: caption - caption: ALU3 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 584) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu3.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 584) - t_offset: 0 -- Content: caption - caption: ALU4 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 596) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 596) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 599) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 602) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 605) - t_offset: 0 -- Content: caption - caption: ALU4 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 608) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 608) - t_offset: 0 -- Content: caption - caption: ALU4 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 620) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 620) - t_offset: 0 -- Content: caption - caption: ALU4 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 632) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 632) - t_offset: 0 -- Content: caption - caption: ALU4 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 644) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu4.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 644) - t_offset: 0 -- Content: caption - caption: ALU5 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 656) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 656) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 659) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 662) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 665) - t_offset: 0 -- Content: caption - caption: ALU5 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 668) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 668) - t_offset: 0 -- Content: caption - caption: ALU5 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 680) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 680) - t_offset: 0 -- Content: caption - caption: ALU5 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 692) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 692) - t_offset: 0 -- Content: caption - caption: ALU5 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 704) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu5.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 704) - t_offset: 0 -- Content: caption - caption: FPU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 716) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 716) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 719) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 722) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 725) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 728) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 728) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 740) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 740) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 752) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 752) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 764) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 764) - t_offset: 0 -- Content: caption - caption: FPU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 776) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 776) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 779) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 782) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 785) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 788) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 788) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 800) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 800) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 812) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 812) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 824) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 824) - t_offset: 0 -- Content: caption - caption: BR0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 836) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 836) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 839) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 842) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 845) - t_offset: 0 -- Content: caption - caption: BR0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 848) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 848) - t_offset: 0 -- Content: caption - caption: BR0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 860) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 860) - t_offset: 0 -- Content: caption - caption: BR0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 872) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 872) - t_offset: 0 -- Content: caption - caption: BR0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 884) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 884) - t_offset: 0 -- Content: caption - caption: BR1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 896) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 896) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 899) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 902) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 905) - t_offset: 0 -- Content: caption - caption: BR1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 908) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 908) - t_offset: 0 -- Content: caption - caption: BR1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 920) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 920) - t_offset: 0 -- Content: caption - caption: BR1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 932) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 932) - t_offset: 0 -- Content: caption - caption: BR1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 944) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 944) - t_offset: 0 -- Content: caption - caption: DL1 busy - color: (192,192,192) - dimensions: (90, 13) - position: (401, 956) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.lsu.dcache_busy - color: (192,192,192) - dimensions: (160, 13) - position: (490, 956) - t_offset: 0 -- Content: caption - caption: LSU Pipe[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 968) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 968) - t_offset: 0 -- Content: caption - caption: LSU Pipe[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 980) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 980) - t_offset: 0 -- Content: caption - caption: LSU Pipe[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 992) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 992) - t_offset: 0 -- Content: caption - caption: LSU IQ - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1004) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1004) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1007) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1010) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1013) - t_offset: 0 -- Content: caption - caption: LSU IQ[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1016) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1016) - t_offset: 0 -- Content: caption - caption: LSU IQ[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1028) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1028) - t_offset: 0 -- Content: caption - caption: LSU IQ[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1040) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1040) - t_offset: 0 -- Content: caption - caption: LSU IQ[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1052) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1052) - t_offset: 0 -- Content: caption - caption: ROB - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1064) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1064) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1067) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1070) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1073) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1076) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1079) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1082) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1085) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1088) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1091) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1094) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1097) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1100) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1103) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1106) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1109) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1112) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1115) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1118) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1121) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1124) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 1127) - t_offset: 0 -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1130) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1130) - t_offset: 0 -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1142) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1142) - t_offset: 0 -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1154) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1154) - t_offset: 0 -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1166) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1166) - t_offset: 0 -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1178) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1178) - t_offset: 0 -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1190) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1190) - t_offset: 0 -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1202) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1202) - t_offset: 0 -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 1214) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 1214) - t_offset: 0 -- Content: caption - caption: ROB[29] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 2) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 2) - t_offset: 0 -- Content: caption - caption: ROB[28] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 14) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 14) - t_offset: 0 -- Content: caption - caption: ROB[27] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 26) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 26) - t_offset: 0 -- Content: caption - caption: ROB[26] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 38) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 38) - t_offset: 0 -- Content: caption - caption: ROB[25] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 50) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 50) - t_offset: 0 -- Content: caption - caption: ROB[24] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 62) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 62) - t_offset: 0 -- Content: caption - caption: ROB[23] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 74) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 74) - t_offset: 0 -- Content: caption - caption: ROB[22] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 86) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 86) - t_offset: 0 -- Content: caption - caption: ROB[21] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 98) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 98) - t_offset: 0 -- Content: caption - caption: ROB[20] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 110) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 110) - t_offset: 0 -- Content: caption - caption: ROB[19] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 122) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 122) - t_offset: 0 -- Content: caption - caption: ROB[18] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 134) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 134) - t_offset: 0 -- Content: caption - caption: ROB[17] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 146) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 146) - t_offset: 0 -- Content: caption - caption: ROB[16] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 158) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 158) - t_offset: 0 -- Content: caption - caption: ROB[15] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 170) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 170) - t_offset: 0 -- Content: caption - caption: ROB[14] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 182) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 182) - t_offset: 0 -- Content: caption - caption: ROB[13] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 194) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 194) - t_offset: 0 -- Content: caption - caption: ROB[12] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 206) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 206) - t_offset: 0 -- Content: caption - caption: ROB[11] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 218) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 218) - t_offset: 0 -- Content: caption - caption: ROB[10] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 230) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 230) - t_offset: 0 -- Content: caption - caption: ROB[9] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 242) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 242) - t_offset: 0 -- Content: caption - caption: ROB[8] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 254) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 254) - t_offset: 0 -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 266) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 266) - t_offset: 0 -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 278) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 278) - t_offset: 0 -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 290) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 290) - t_offset: 0 -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 302) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 302) - t_offset: 0 -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 314) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 314) - t_offset: 0 -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 326) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 326) - t_offset: 0 -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 338) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 338) - t_offset: 0 -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 350) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 350) - t_offset: 0 -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 8) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 68) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 134) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 140) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 200) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 356) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 416) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 476) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 536) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 596) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 656) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 716) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 776) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 836) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 896) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 956) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 968) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 1004) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 1064) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 1070) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 1082) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 1094) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 1106) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 1118) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 1178) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 1226) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 1238) -- Content: caption - caption: - color: (0,0,0) - dimensions: (1, 1237) - position: (179, 2) -- Content: caption - caption: - color: (0,0,0) - dimensions: (1, 1237) - position: (187, 2) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 8) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 68) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 134) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 140) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 200) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 356) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 416) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 476) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 536) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 596) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 656) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 716) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 776) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 836) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 896) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 956) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 968) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 1004) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 1064) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 1070) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 1082) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 1094) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 1106) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 1118) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 1178) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 1226) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 26) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 122) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 170) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 218) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 266) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 314) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3288, 1) - position: (663, 362) + color: (192,192,192) + dimensions: (150,15) + position: (1049,887) + LocationString: top.cpu.core0.dispatch.in_reorder_flush + t_offset: 0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,2) + caption: Decode +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,3) + caption: Decode +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,42) + caption: Decode1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,43) + caption: Decode1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,57) + caption: Decode0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,58) + caption: Decode0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,72) + caption: Rename +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,73) + caption: Rename +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,112) + caption: Rename1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,113) + caption: Rename1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,127) + caption: Rename0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,128) + caption: Rename0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,142) + caption: Dispatch +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,143) + caption: Dispatch +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,182) + caption: Dispatch1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,183) + caption: Dispatch1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,197) + caption: Dispatch0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,198) + caption: Dispatch0 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,212) + caption: ALU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,213) + caption: ALU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,227) + caption: FPU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,228) + caption: FPU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,242) + caption: BR[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,243) + caption: BR[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,257) + caption: LSU cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,258) + caption: LSU cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,272) + caption: ROB cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,273) + caption: ROB cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,287) + caption: alu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,288) + caption: alu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,317) + caption: alu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,318) + caption: alu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,332) + caption: alu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,333) + caption: alu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,347) + caption: fpu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,348) + caption: fpu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,377) + caption: fpu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,378) + caption: fpu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,392) + caption: fpu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,393) + caption: fpu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,407) + caption: br0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,408) + caption: br0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,437) + caption: br0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,438) + caption: br0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,452) + caption: br0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,453) + caption: br0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,467) + caption: LSU IQ[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,468) + caption: LSU IQ[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,497) + caption: LSU IQ[]1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,498) + caption: LSU IQ[]1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,512) + caption: LSU IQ[]0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,513) + caption: LSU IQ[]0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,527) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,528) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,557) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,558) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,572) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,573) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,587) + caption: LSU Pipe0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,588) + caption: LSU Pipe0 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,602) + caption: LSU Pipe1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,603) + caption: LSU Pipe1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,617) + caption: LSU Pipe2 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,618) + caption: LSU Pipe2 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,632) + caption: LSU Pipe3 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,633) + caption: LSU Pipe3 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,647) + caption: LSU Pipe4 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,648) + caption: LSU Pipe4 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,662) + caption: DL1 busy +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,663) + caption: DL1 busy +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,677) + caption: ROB[29-6] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,678) + caption: ROB[29-6] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,797) + caption: ROB[5] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,798) + caption: ROB[5] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,812) + caption: ROB[4] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,813) + caption: ROB[4] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,827) + caption: ROB[3] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,828) + caption: ROB[3] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,842) + caption: ROB[2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,843) + caption: ROB[2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,857) + caption: ROB[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,858) + caption: ROB[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,872) + caption: ROB[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,873) + caption: ROB[0] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,887) + caption: ROB flush +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,888) + caption: ROB flush +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,902) + caption: C=1 Cycle +- Content: cycle + color: (192,192,192) + dimensions: (100,15) + position: (60,902) + LocationString: .*rob.ReorderBuffer.ReorderBuffer0 + t_offset: 0 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (160,902) + caption: C=1 -10 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (200,902) + caption: C=1 -5 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (240,902) + caption: C=1 0 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (280,902) + caption: C=1 5 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (320,902) + caption: C=1 10 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (360,902) + caption: C=1 15 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (400,902) + caption: C=1 20 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (440,902) + caption: C=1 25 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (480,902) + caption: C=1 30 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (520,902) + caption: C=1 35 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (560,902) + caption: C=1 40 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (600,902) + caption: C=1 45 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (640,902) + caption: C=1 50 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (680,902) + caption: C=1 55 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (720,902) + caption: C=1 60 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (760,902) + caption: C=1 65 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (800,902) + caption: C=1 70 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (840,902) + caption: C=1 75 +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,72) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,142) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,212) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,287) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,347) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,407) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,467) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,662) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,887) + caption: ... diff --git a/layouts/big_core_column.cmd b/layouts/big_core_column.cmd deleted file mode 100644 index e12e8b9b..00000000 --- a/layouts/big_core_column.cmd +++ /dev/null @@ -1,74 +0,0 @@ -########################################################################### -# core_column.cmd -# -# This file shows one column of the core layout and is intended to be included from core.cmd. -# - -#-------------------------------------------------- Decode -pipem "Decode" decode.FetchQueue.FetchQueue 9 -1 4 -pipeis "Decode" decode.FetchQueue.FetchQueue 3 -1 0 - -#-------------------------------------------------- Rename -pipem "Rename" rename.rename_uop_queue.rename_uop_queue 9 -1 4 -pipeis "Rename" rename.rename_uop_queue.rename_uop_queue 3 -1 0 - -#-------------------------------------------------- Dispatch -pipem "Dispatch" dispatch.dispatch_queue.dispatch_queue 9 -1 4 -pipeis "Dispatch" dispatch.dispatch_queue.dispatch_queue 3 -1 0 - -pipec "FPU0 cred" dispatch.in_fpu0_credits -pipec "FPU1 cred" dispatch.in_fpu1_credits -pipec "ALU0 cred" dispatch.in_alu0_credits -pipec "ALU1 cred" dispatch.in_alu1_credits -pipec "ALU2 cred" dispatch.in_alu2_credits -pipec "ALU3 cred" dispatch.in_alu3_credits -pipec "ALU4 cred" dispatch.in_alu4_credits -pipec "ALU5 cred" dispatch.in_alu5_credits -pipec "BR0 cred" dispatch.in_br0_credits -pipec "BR1 cred" dispatch.in_br1_credits -pipec "LSU cred" dispatch.in_lsu_credits -pipec "ROB cred" dispatch.in_reorder_buffer_credits -pipecs "ROB flush" dispatch.in_reorder_flush - -#-------------------------------------------------- ALU -pipem "ALU0 Sch" execute.alu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU0 Sch" execute.alu0.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU1 Sch" execute.alu1.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU1 Sch" execute.alu1.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU2 Sch" execute.alu2.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU2 Sch" execute.alu2.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU3 Sch" execute.alu3.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU3 Sch" execute.alu3.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU4 Sch" execute.alu4.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU4 Sch" execute.alu4.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU5 Sch" execute.alu5.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU5 Sch" execute.alu5.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- FPU -pipem "FPU0 Sch" execute.fpu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "FPU0 Sch" execute.fpu0.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "FPU1 Sch" execute.fpu1.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "FPU1 Sch" execute.fpu1.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- BR -pipem "BR0 Sch" execute.br0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "BR0 Sch" execute.br0.scheduler_queue.scheduler_queue 3 -1 0 -pipem "BR1 Sch" execute.br1.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "BR1 Sch" execute.br1.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- LSU -pipecs "DL1 busy" lsu.dcache_busy -pipeis "LSU Pipe" lsu.LoadStorePipeline.LoadStorePipeline 0 2 - -pipem "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 7 -1 4 -pipeis "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 3 -1 0 - -#-------------------------------------------------- Retire -pipem "ROB" rob.ReorderBuffer.ReorderBuffer 29 -1 8 -pipeis "ROB" rob.ReorderBuffer.ReorderBuffer 7 -1 0 diff --git a/layouts/core.cmd b/layouts/core.cmd deleted file mode 100644 index 3f71aeb2..00000000 --- a/layouts/core.cmd +++ /dev/null @@ -1,76 +0,0 @@ -########################################################################### -# core.cmd -# -# This file contains commands to generate the FLA file which will be -# converted into an ALF file -# -# pipe[mstic] "My Caption" base.name start [step] end -# - m = minipipe -# - s = follow this unit with space padding -# - t = truncate: last index uses (index-1) value -# - i = output indexed caption per element -# - c = colorize only; don't munge display string -# -# [var] in front of a command means to only evaluate the command if "var" is true -# - -#-------------------------------------------------- -# General configuration -# -include vars.cmd - - -########################################################################### Start -print --- - -caption_x = $left_margin - - -########################################################################### Multi-cycle pipeline column -y = $top_margin -content_base_x = $caption_x + $cap_wt - 1 # Base X-offset of content display -wt = $onechar_width # Element width -wt_spc = $wt - 1 # Default spacing between horizontally adjacent elements -dir_mode = 0 - -#-------------------------------------------------- Show core pipeline elements -include ARCH_CORE_COMMON - -#-------------------------------------------------- Show cycles legend -show_cycles -show_ver_sep - -#-------------------------------------------------- Done with this column -caption_x = $column_right_x + $column_sep - - -########################################################################### Detailed pipeline column -y = $top_margin -content_base_x = $caption_x + $cap_wt - 1 # Base X-offset of content display -wt = 160 # Width of detailed entry -wt_spc = $wt - 1 # Default spacing between horizontally adjacent elements -dir_mode = 1 - -#-------------------------------------------------- Show core pipeline elements -include ARCH_CORE_COMMON - -#-------------------------------------------------- Done with this column -caption_x = $column_right_x + $column_sep - - -########################################################################### Directory column -y = $top_margin -content_base_x = $caption_x + $cap_wt - 1 # Base X-offset of content display -wt = 3200 # Width of directory entry -wt_spc = $wt - 1 # Default spacing between horizontally adjacent elements -dir_mode = 1 - -#-------------------------------------------------- ROB -pipeis "ROB" rob.ReorderBuffer.ReorderBuffer 29 -1 0 - -#-------------------------------------------------- Done with this column -caption_x = $column_right_x + $column_sep - - -########################################################################### Tail -printlast ... diff --git a/layouts/core_column.cmd b/layouts/core_column.cmd deleted file mode 100644 index 18aaa6cb..00000000 --- a/layouts/core_column.cmd +++ /dev/null @@ -1,55 +0,0 @@ -########################################################################### -# core_column.cmd -# -# This file shows one column of the core layout and is intended to be included from core.cmd. -# - -#-------------------------------------------------- Fetch -pipecs "Next PC" fetch.next_pc - -#-------------------------------------------------- Decode -pipem "Decode" decode.FetchQueue.FetchQueue 9 -1 4 -pipeis "Decode" decode.FetchQueue.FetchQueue 3 -1 0 - -#-------------------------------------------------- Rename -pipem "Rename" rename.rename_uop_queue.rename_uop_queue 9 -1 4 -pipeis "Rename" rename.rename_uop_queue.rename_uop_queue 3 -1 0 - -#-------------------------------------------------- Dispatch -pipem "Dispatch" dispatch.dispatch_queue.dispatch_queue 9 -1 4 -pipeis "Dispatch" dispatch.dispatch_queue.dispatch_queue 3 -1 0 - -pipec "FPU cred" dispatch.in_fpu_credits -pipec "ALU0 cred" dispatch.in_alu0_credits -pipec "ALU1 cred" dispatch.in_alu1_credits -pipec "BR cred" dispatch.in_br_credits -pipec "LSU cred" dispatch.in_lsu_credits -pipec "ROB cred" dispatch.in_reorder_buffer_credits -pipecs "ROB flush" dispatch.in_reorder_flush - -#-------------------------------------------------- ALU0 -pipem "ALU0 Sch" alu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU0 Sch" alu0.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- ALU1 -pipem "ALU1 Sch" alu1.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU1 Sch" alu1.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- FPU -pipem "FPU Sch" fpu.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "FPU Sch" fpu.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- BR -pipem "BR Sch" br.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "BR Sch" br.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- LSU -pipecs "DL1 busy" lsu.dcache_busy -pipeis "LSU Pipe" lsu.LoadStorePipeline.LoadStorePipeline 0 2 - -pipem "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 7 -1 4 -pipeis "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 3 -1 0 - -#-------------------------------------------------- Retire -pipem "ROB" rob.ReorderBuffer.ReorderBuffer 29 -1 8 -pipeis "ROB" rob.ReorderBuffer.ReorderBuffer 7 -1 0 diff --git a/layouts/gen_alf b/layouts/gen_alf deleted file mode 100755 index 56a8d143..00000000 --- a/layouts/gen_alf +++ /dev/null @@ -1,789 +0,0 @@ -#!/usr/bin/env perl -# -# Generate multi-cycle ALF, based on Brian Grayson's alf_generator script -# -# Flow: -# 1. Read in an FLA-generator file -# 2. Generate the FLA -# 3. Convert FLA to ALF (one-liner in sed) -# -########################################################################### - -use Getopt::Long; - -use strict; - -#-------------------------------------------------- -# Global variables -# -my ($DEFAULT_NUM_T) = 41; # Default number of cycles to generate -my ($DEFAULT_PREFIX) = 'top.cpu.core0'; - - -#-------------------------------------------------- -# Process command-line options -# -my ($main_vr) = { }; - -&initialize_vars(\$main_vr); -&process_command_line_options($main_vr); - - -#-------------------------------------------------- -# Set up tmp FLA files -# - multiple files allow us to more easily choose draw order -# - later files are drawn after (on top of) earlier files -# - currently we have three FLA files: -# - fla 'MAIN' is the main one for all elements -# - fla 'SEP' is for separators -# - fla '_SCH' is for schedules (need to be written first) -$main_vr->{'fla_file_keys'} = [ '_SCH', 'MAIN', 'SEP' ]; - -foreach my $fla_key (@{$main_vr->{'fla_file_keys'}}) { - my ($fla_file) = $main_vr->{'fla_file'}{$fla_key} = - { - 'NAME' => "/tmp/$0.$$.${fla_key}.fla", - 'FH' => undef, - }; - - open ($fla_file->{'FH'}, ">", $fla_file->{'NAME'}) or die; - -} - -#foreach my $fla_file (values %{$main_vr->{'fla_file'}}) { print $fla_file->{'NAME'}, "\n"; } - - -#-------------------------------------------------- -# Execute commands from command line -# -if ($main_vr->{'COMMAND-LINE COMMANDS'} ne '') { - my ($cmd_fh); - - my ($cmds) = $main_vr->{'COMMAND-LINE COMMANDS'}; - open ($cmd_fh, "<", \$cmds) or die "*** Cannot parse command line commands\n"; - - &execute_cmds($main_vr, $cmd_fh); - - close ($cmd_fh); -} - - -#-------------------------------------------------- -# Execute cmd file -# -if (@ARGV == 1) { - my ($cmd_file) = shift; # Get cmd file name from command line - print STDERR "Using command file \"$cmd_file\"\n"; - - &execute_command_file($main_vr, $cmd_file); -} - -foreach my $fla_file (values %{$main_vr->{'fla_file'}}) { - close $fla_file->{'FH'}; -} - - -#-------------------------------------------------- -# Convert FLA to ALF -# -&fla2alf($main_vr); - -foreach my $fla_file (values %{$main_vr->{'fla_file'}}) { - system("rm " . $fla_file->{'NAME'}); -} - - -exit; - - -########################################################################### -# sub initialize_vars($vars_hashref_ref) -# -sub initialize_vars { - my ($vars_hashref_ref) = @_; - - $$vars_hashref_ref = - { - 'fla_file' => { }, - 'num_t' => $DEFAULT_NUM_T, - 'dir_mode' => 0, - 'column_right_x' => 0, - }; - -} # sub initialize_vars() - - -########################################################################### -# sub process_command_line_options($vr) -# -sub process_command_line_options { - my ($vr) = @_; - - # This doesn't work because installed version of Getopt::Long is too old: - #use Getopt::Long qw(GetOptionsFromString); - - Getopt::Long::Configure("bundling"); # Enable bundling of single-char options - - my ($print_help) = 0; - my (@commands) = ( ); - my ($num_t) = undef; - my ($inc_lsu) = 0; - my ($inc_fp) = 0; - my ($stall_window) = 0; - my ($explicit_prefix) = 0; - - my (@OPTION_ASSIGNMENTS) = ('h' => \$print_help, - 't=i' => \$num_t, - 'c=s' => \@commands, - 'l' => \$inc_lsu, - 'f' => \$inc_fp, - 'S=i' => \$stall_window, - 'p' => \$explicit_prefix, - ); - - - GetOptions(@OPTION_ASSIGNMENTS) or &print_usage_and_exit(); - - &print_usage_and_exit() if ($print_help or @ARGV > 1); - - push (@commands, "num_t = $num_t") if defined($num_t); - - push (@commands, "inc_lsu = $inc_lsu"); - push (@commands, "inc_fp = $inc_fp"); - push (@commands, "stall_window = $stall_window"); - push (@commands, "explicit_prefix = $explicit_prefix"); - - - &add_var($vr, 'COMMAND-LINE COMMANDS', join("\n", @commands), 'NO PARSE'); - -} # sub process_command_line_options() - - -########################################################################### -# sub print_usage_and_exit() -# -sub print_usage_and_exit { - print <<"END_USAGE"; -Usage: $0 [options] cmd_file - -Options: - -h = help - -t = number of cycles to generate (default = $DEFAULT_NUM_T) - -c = set \$var to val - -l = include additional LSU pipeline elements in wave*.alf - -f = include FPU pipeline elements in wave*.alf - -S = include cycles of stall reasons in wave*.alf - -p = input file will explicitly contain all prefixes; otherwise assume prefix = "$DEFAULT_PREFIX" - -Examples: - \$ $0 -t 40 wave_fla.cmd > wave40.alf - \$ $0 -c dirsize=30 -t 40 wave_fla.cmd > wave40.alf - \$ $0 -c 'grid_color = "gray50"' -t 40 wave_fla.cmd > wave40.alf - -Note: if a variable is set on the command line via the -c option, then -this variable will be ignored if set inside the cmd file. - -END_USAGE - - exit; -} # sub print_usage_and_exit() - - -########################################################################### -# sub execute_cmds($vr, $cmd_fh) -# - writes cmd vars to %vr -# -sub execute_cmds { - my ($vr, $cmd_fh) = @_; - - my %schedules; - while (<$cmd_fh>) { - # Ignore everything following '#' - s/#.*//; - - # Ignore blank line - next unless /\S/; - - - #-------------------------------------------------- - # Look for conditional - # - if (/^\s*\[\s*(\w+)\s*\]\s*(.*)/) { - my ($cond_var, $cmd) = ($1, $2); - - next unless $vr->{$cond_var}; - - # Condition is true, so evaluate the command - $_ = $cmd; - } - - - #-------------------------------------------------- - # Process commands - # - if (/^\s*print(last)?\s+(.*)/) { # print - &print_str($vr, $1, $2); - - } elsif (/^\s*caption\s+(.*)/) { # caption - &output_caption($vr, $1); - - } elsif (/^\s*([+-]?\d+)?\s*pipe([msticlIfP]*)\s+"(.*)"\s+(\S+)(?:\s+(-?\d+)\s+(-?\d+)(?:\s+(-?\d+))?)?(?:\s+(\S+))?/) { # pipe - &output_pipe($vr, \%schedules, $1, $2, $3, $4, $5, $6, $7, $8); - - } elsif (/^\s*stall\s+"(.*)"\s+(\S+)/) { # stall - &output_stall($vr, $1, $2); - - } elsif (/^\s*(\w+)\s*=\s*(.*)/) { # variable assignment - &add_var($vr, $1, $2); - - } elsif (/^\s*show_ver_sep/) { # show_ver_sep - &show_ver_sep($vr); - - } elsif (/^\s*show_cycles/) { # show_cycles - &show_cycles($vr); - - } elsif (/^\s*include\s+(.*)/) { # include - &execute_command_file($vr, $1); - - } else { - print STDERR "*** WARNING: cannot parse line $.: $_"; - } - } # Process each line of cmd file - - my $key; - for $key (keys %schedules) { - &output_schedule($vr, $schedules{$key}); - } - - close (CMD_FILE); -} # sub execute_cmds() - - -########################################################################### -# sub print_str($vr, $last, $str) -# -sub print_str { - my ($vr, $last, $str) = @_; - - chomp($str); - - my ($last_fla_file_key) = $vr->{'fla_file_keys'}[$#{$vr->{'fla_file_keys'}}]; - my ($fla_key) = $last ? $last_fla_file_key : 'MAIN'; - my ($fh); - if ($str eq '---') { - #hack to make sure --- is at top. - $fh = $vr->{'fla_file'}{'_SCH'}{'FH'}; - } - else { - $fh = $vr->{'fla_file'}{$fla_key}{'FH'}; - } - print $fh "$str\n"; -} # sub print_str() - - -########################################################################### -# sub output_caption($vr, $caption, $y) -# -sub output_caption { - my ($vr, $caption, $y) = @_; - - $y = $vr->{'y'} unless defined $y; - - my ($grid_color) = defined($vr->{'caption_color'}) ? $vr->{'caption_color'} : $vr->{'grid_color'}; - - my ($fh) = $vr->{'fla_file'}{'MAIN'}{'FH'}; - printf $fh ("- Content: caption^ caption: %s^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)\n", - $caption, $grid_color, - $vr->{'cap_wt'}, $vr->{'ht'}, - $vr->{'caption_x'}, $y); - -} # sub output_caption() - - -########################################################################### -# sub output_pipe($vr, $time_offset, $mstic, $caption, $base, $seq1, $seq2, $seq3, $schedules_ref) -# -sub output_pipe { - my ($vr, $schedules_ref, $time_offset, $mstic, $caption, $base, $seq1, $seq2, $seq3, $field) = @_; - - my ($mini) = $mstic =~ /m/i; - my ($space) = $mstic =~ /s/i; - my ($truncate) = $mstic =~ /t/i; - my ($indexed_caption) = $mstic =~ /i/; - my ($auto_color_basis_stf_id) = $mstic =~ /I/; - my ($auto_color_basis_field_name) = $mstic =~ /f/; - my ($auto_color_basis_python) = $mstic =~ /P/; - my ($collectable) = $mstic =~ /c/i; - my ($cycle_legend) = $mstic =~ /l/i; - - my ($dir_mode) = $vr->{'dir_mode'}; - - my ($start_t, $num_t); - if ($dir_mode) { - $start_t = $vr->{'dir_t'}; - $start_t += $time_offset if defined($time_offset); - - $num_t = 1; - } else { - $start_t = $vr->{'start_t'}; - $num_t = $vr->{'num_t'}; - } - - &output_caption($vr, $caption) unless $indexed_caption; - - my ($start, $end, $step); - - my ($no_idx) = !(defined $seq1); - - if ($no_idx) { - $start = 0; - $end = 0; - $step = 1; # Must be nonzero - } else { - if (defined $seq3) { - $start = $seq1; - $step = $seq2; - $end = $seq3; - } else { - $start = $seq1; - $end = $seq2; - $step = 1; - } - } - - my ($orig_y) = $vr->{'y'}; - - my ($last) = ($end > $start) ? $end : $start; - - my ($element_args) = { - 'CMA' => $mini ? 'CM' : ($collectable ? 'CC' : 'CA'), - 'BASE' => $base, - 'HEIGHT' => $mini ? $vr->{'mht'} : $vr->{'ht'}, - 'NO_VER_SEP' => $dir_mode, - 'AUTO_COLOR_STYLE' => ($auto_color_basis_stf_id) ? 'ACI_STFID' : (($auto_color_basis_field_name) ? "ACI_FIELD_$field" : (($auto_color_basis_python) ? "ACI_PYTHON_FUNC_$field" : '')), - }; - - my ($v_spc) = $mini ? $vr->{'mht_spc'} : $vr->{'ht_spc'}; - - my ($end_base) = int(($end - $start) / $step); - - my ($sep_int) = $vr->{'sep_interval'}; - - my ($num_rows_displayed) = ($step > 0) ? 0 : ($sep_int - ($end_base + 1) % $sep_int); - $num_rows_displayed = 0 if $num_rows_displayed == $sep_int; - - foreach my $idx (map { $_ * $step + $start } 0 .. $end_base) { - &output_hor_separator($vr) if ($num_rows_displayed != 0 and $num_rows_displayed % $sep_int == 0); - - --$idx if ($truncate and $idx == $last); - - &output_caption($vr, "$caption\[$idx\]") if $indexed_caption; - - $element_args->{'IDX'} = $no_idx ? '' : $idx; - - $vr->{'column_right_x'} = $vr->{'content_base_x'} + $vr->{'stall_width'} + ($vr->{'wt_spc'} - 1) *$num_t; - if ($num_t == 1) { - &loop_over_cycles($vr, $element_args, $start_t, $num_t, \&output_element, \&update_x_due_to_ver_sep) - } elsif ($num_t > 1) { - # optimized element - my ($key) = "$start_t:$vr->{'content_base_x'}:$vr->{'column_right_x'}"; - - my %properties = %$vr; #copy - # poach needed values - $properties{'pixel_offset'} = $vr->{'pixel_offset'}; - $properties{'height'} = $element_args->{'HEIGHT'}; - $properties{'idx'} = $element_args->{'IDX'}; - $properties{'base'} = $base; - $properties{'cma'} = $element_args->{'CMA'}; - $properties{'type'} = $cycle_legend ? 'schedule_line_ruler' : 'schedule_line'; - $properties{'auto_color_style'} = $element_args->{'AUTO_COLOR_STYLE'}; - push (@{$schedules_ref->{$key}}, \%properties); - } - - $vr->{'y'} += $v_spc; - ++$num_rows_displayed; - } - - $vr->{'y'} = $orig_y + $vr->{'ht_spc'} if ($vr->{'y'} < $orig_y + $vr->{'ht_spc'}); - - &output_hor_separator($vr, $vr->{'caption_x'}) if $space; - -} # sub output_pipe() - - -########################################################################### -# sub loop_over_cycles($vr, $element_args, $start_t, $num_t, -# \&output_element_sub, \&output_ver_sep_sub) -# -sub loop_over_cycles { - my ($vr, $element_args, $start_t, $num_t, - $output_element_subref, $output_ver_sep_subref) = @_; - - my ($dir_t) = $vr->{'dir_t'}; - my ($ver_sep_interval) = $vr->{'ver_sep_interval'}; - - $element_args->{'ELEMENT X'} = $vr->{'content_base_x'}; - - my $time = $start_t; - foreach my $time ($start_t .. ($start_t + $num_t - 1)) { - &$output_ver_sep_subref($vr, $element_args) if ($time == $dir_t); - - &$output_ver_sep_subref($vr, $element_args, $vr->{'ver_sep_interval_color'}) - if ($ver_sep_interval != 0 and - $time != $dir_t and $time != $dir_t + 1 and - ($time - $dir_t) % $ver_sep_interval == 0); - - &$output_element_subref($vr, $element_args, $time) if defined($output_element_subref); - - $element_args->{'ELEMENT X'} += $vr->{'wt_spc'}; - - &$output_ver_sep_subref($vr, $element_args) if ($time == $dir_t); - } - -} # sub loop_over_cycles() - - -########################################################################### -# sub output_schedule($vr, $schedule_lines) -# -sub output_schedule { - my ($vr, $schedule_lines) = @_; - - my $properties = $schedule_lines->[0]; - my $width = $properties->{'column_right_x'}-$properties->{'content_base_x'}+1; - my ($fh) = $properties->{'fla_file'}{'_SCH'}{'FH'}; - - # to find height of container, find y-bounds of contents - my $highest_y = 0; - my $temp_high_bound; - foreach my $prop_settings (@$schedule_lines) { - $temp_high_bound = $prop_settings->{'height'}+$prop_settings->{'y'}; - if ($temp_high_bound > $highest_y) { - $highest_y = $temp_high_bound; - } - } - my $height = $highest_y-$properties->{'y'}; - - #make container - my $DEFAULT_CLOCK_FOR_SCALE = 1; - printf $fh ("- type: schedule^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)^ pixel_offset: %s^ time_scale: %s^ children:\n", - $properties->{'grid_color'}, $width, - $height, $properties->{'content_base_x'}, $properties->{'y'}, $properties->{'pixel_offset'}, $DEFAULT_CLOCK_FOR_SCALE/$properties->{'wt_spc'}); - - #fill in lines - my ($loc_cmd) = $vr->{'explicit_prefix'} ? 'LOP ' : 'LOC.'; - - foreach my $prop_settings (@$schedule_lines) { - # The auto_color_style stuff is sneaky -- if not set, we want to print - # nothing. If set, we need to print the caret and then the contents. It is - # jammed right after the t_offset %s, with no spaces, so that the ALF still looks clean. - printf $fh (" - %s type: %s^ ${loc_cmd}%s%s^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)^ t_offset: %s%s\n", - $prop_settings->{'cma'}, $prop_settings->{'type'}, $prop_settings->{'base'}, $prop_settings->{'idx'}, $prop_settings->{'grid_color'}, - $prop_settings->{'wt_spc'}*$properties->{'num_t'}, $prop_settings->{'height'}, $prop_settings->{'content_base_x'}, $prop_settings->{'y'}, $prop_settings->{'start_t'}, ($prop_settings->{'auto_color_style'}) ? "^ $prop_settings->{'auto_color_style'}":""); - } -} # sub output_schedule() - - -########################################################################### -# sub output_element($vr, $element_args, $time) -# -sub output_element { - my ($vr, $element_args, $time) = @_; - - my ($cma, $base, $idx, - $height, $x, $auto_color_style) = @{$element_args}{ - 'CMA', 'BASE', 'IDX', - 'HEIGHT', 'ELEMENT X', 'AUTO_COLOR_STYLE'}; - - my ($fh) = $vr->{'fla_file'}{'MAIN'}{'FH'}; - my ($loc_cmd) = $vr->{'explicit_prefix'} ? 'LOP ' : 'LOC.'; - - # The auto_color_style stuff is sneaky -- if not set, we want to print - # nothing. If set, we need to print the caret and then the contents. It is - # jammed right after the t_offset %s, with no spaces, so that the ALF still looks clean. - printf $fh ("- %s ${loc_cmd}%s%s^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)^ t_offset: %s%s\n", - $cma, $base, $idx, $vr->{'grid_color'}, - $vr->{'wt'}, $height, $x, $vr->{'y'}, $time, ($auto_color_style) ? "^ ${auto_color_style}":""); - -} # sub output_element() - - -########################################################################### -# sub update_x_due_to_ver_sep($vr, $element_args) -# -sub update_x_due_to_ver_sep { - my ($vr, $element_args) = @_; - - return if ($element_args->{'NO_VER_SEP'}); - - $element_args->{'ELEMENT X'} += $vr->{'sep_wt'} - 1; -} # sub update_x_due_to_ver_sep() - - -########################################################################### -# sub output_hor_separator($vr, $x, $y, $width) -# -sub output_hor_separator { - my ($vr, $x, $y, $width) = @_; - - $x = $vr->{'content_base_x'} unless defined($x); - $y = $vr->{'y'} unless defined($y); - $width = $vr->{'column_right_x'} - $x + 1 unless defined($width); - - my ($fh) = $vr->{'fla_file'}{'SEP'}{'FH'}; - printf $fh ("- Content: caption^ caption: ^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)\n", - $vr->{'sep_color'}, - $width, $vr->{'sep_ht'}, $x, $y); - - $vr->{'y'} += $vr->{'sep_ht'} - 1; -} # sub output_hor_separator() - - -########################################################################### -# sub output_stall($vr, $caption, $base) -# -sub output_stall { - my ($vr, $caption, $base) = @_; - - my ($dir_t) = $vr->{'dir_t'}; - my ($stall_window) = $vr->{'stall_window'}; - - $vr->{'column_right_x'} = $vr->{'content_base_x'} + $vr->{'stall_width'} - 1; - - my ($element_args) = { - 'CMA' => 'CA', - 'BASE' => $base, - 'IDX' => '', - 'HEIGHT' => $vr->{'ht'}, - 'NO_VER_SEP' => 1, - }; - - foreach my $time ($dir_t - $stall_window .. $dir_t + $stall_window) { - &output_hor_separator($vr, $vr->{'caption_x'}) if $time == $dir_t; - - &output_caption($vr, "$caption $time"); - - $element_args->{'ELEMENT X'} = $vr->{'content_base_x'}; - &output_element($vr, $element_args, $time); - - $vr->{'y'} += $vr->{'ht_spc'}; - - &output_hor_separator($vr, $vr->{'caption_x'}) if $time == $dir_t; - } -} # sub output_stall() - - -########################################################################### -# sub add_var($vr, $var, $val_expr) -# - writes cmd vars to %$vr -# -sub add_var { - my ($vr, $var, $val_expr, $no_parse) = @_; - - #-------------------------------------------------- - # Parse value expression - # - my ($val) = undef; - - if (defined $no_parse) { - $val = $val_expr; - } else { - my ($MAX_ITERS) = 50; - my ($num_iters) = 0; - while ($val_expr =~ /(\$(\w+))/ or - $val_expr =~ /(\$\{(\w+)\})/) { - my ($var_str, $subst_var) = ($1, $2); - - $var_str = "\\$var_str"; - - if (!defined($vr->{$subst_var})) { - #------------------------- - # This variable found in the value expression is not currently defined - # - print STDERR "*** WARNING: variable \"$subst_var\" has not been defined yet in \"$val_expr\"\n"; - return 0; - } - - $val_expr =~ s/$var_str/$vr->{$subst_var}/; - - # Make sure we don't evaluate too many expressions - last if (++$num_iters > $MAX_ITERS); - } - - eval ("\$val = $val_expr"); - - if ($@) { - print STDERR "*** WARNING: Can't evaluate expression \"$val_expr\":\n$@\n"; - } - } - - - #-------------------------------------------------- - # Add new variable value to variable hash - # - $vr->{$var} = $val; - -} # sub add_var() - - -########################################################################### -# sub show_ver_sep($vr) -# -sub show_ver_sep { - my ($vr) = @_; - - my ($element_args) = { }; - - my ($start_t) = $vr->{'start_t'}; - my ($num_t) = $vr->{'num_t'}; - - &loop_over_cycles($vr, $element_args, $start_t, $num_t, undef, \&output_ver_separator); -} # sub show_ver_sep() - - -########################################################################### -# sub output_ver_separator($vr, $element_args, $color) -# -sub output_ver_separator { - my ($vr, $element_args, $color) = @_; - - return if ($element_args->{'NO_VER_SEP'}); - - $color = $vr->{'sep_color'} unless defined($color); - - my ($fh) = $vr->{'fla_file'}{'SEP'}{'FH'}; - printf $fh ("- Content: caption^ caption: ^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)\n", - $color, - $vr->{'sep_wt'}, $vr->{'y'} - $vr->{'top_margin'} + 1, - $element_args->{'ELEMENT X'}, $vr->{'top_margin'}); - - &update_x_due_to_ver_sep($vr, $element_args); -} # sub output_ver_separator() - - -########################################################################### -# sub show_cycles($vr) -# Legacy support: please use pipe cycle legends now. -sub show_cycles { - my ($vr) = @_; - - my ($fh) = $vr->{'fla_file'}{'MAIN'}{'FH'}; - - if ($vr->{'dir_mode'}) { - #-------------------------------------------------- - # In directory mode, simply output a spacer - # - printf $fh ("- Content: caption^ caption: C=%s^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)\n", - $vr->{'cycle_legend_color'}, $vr->{'sep_color'}, - $vr->{'column_right_x'} - $vr->{'caption_x'} + 1, $vr->{'ht'}, - $vr->{'caption_x'}, $vr->{'y'}); - } else { - #-------------------------------------------------- - # Display text "Cyc" - # - &output_caption($vr, 'C=' . $vr->{'cycle_legend_color'} . ' Cyc'); - - - #-------------------------------------------------- - # Display current cycle - # - my ($grid_color) = defined($vr->{'caption_color'}) ? $vr->{'caption_color'} : $vr->{'sep_color'}; - printf $fh ("- Content: cycle^ LOC.rob.ReorderBuffer.ReorderBuffer0^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)^ t_offset: %s\n", - $grid_color, - $vr->{'cycle_legend_current_wt'}, $vr->{'ht'}, - $vr->{'caption_x'} + $vr->{'cap_wt'} - $vr->{'cycle_legend_current_wt'}, $vr->{'y'}, - $vr->{'dir_t'}); - - - #-------------------------------------------------- - # Display cycle offsets - # - my ($element_args) = { }; - - my ($start_t) = $vr->{'start_t'}; - my ($num_t) = $vr->{'num_t'}; - - &loop_over_cycles($vr, $element_args, $start_t, $num_t, \&output_cycle_caption, \&update_x_due_to_ver_sep); - } - - $vr->{'y'} += $vr->{'ht_spc'}; - - &output_hor_separator($vr, $vr->{'caption_x'}); -} # sub show_cycles() - - -########################################################################### -# sub output_cycle_caption($vr, $element_args, $time) -# -sub output_cycle_caption { - my ($vr, $element_args, $time) = @_; - - my ($fh) = $vr->{'fla_file'}{'MAIN'}{'FH'}; - printf $fh ("- Content: caption^ caption: C=%s %s^ color: %s^ dimensions: (%s, %s)^ position: (%s, %s)\n", - $vr->{'cycle_legend_color'}, $time, - $vr->{'sep_color'}, - $vr->{'cycle_disp_width'}, $vr->{'ht'}, - $element_args->{'ELEMENT X'}, $vr->{'y'}) if (($time - $vr->{'dir_t'}) % $vr->{'cycle_legend_interval'} == 0); - -} # sub output_cycle_caption() - - -########################################################################### -# sub execute_command_file($vr, $filename) -# -sub execute_command_file { - my ($vr, $filename) = @_; - - my ($cmd_fh); - open ($cmd_fh, "<", $filename) or die "*** Cannot open command file \"$filename\"\n"; - - &execute_cmds($vr, $cmd_fh); - - # print STDERR "Variables: \n"; - # while (my ($var, $val) = each %$vr) { - # print STDERR "\t$var\t= $val\n"; - # } - - close ($cmd_fh); -} # sub execute_command_file() - - -########################################################################### -# sub fla2alf($vr) -# - send output to stdout -# - we process FLA files in the order given by $vr->{'fla_file_keys'} -# -sub fla2alf { - my ($vr) = @_; - - foreach my $fla_key (@{$main_vr->{'fla_file_keys'}}) { - open (FLA_FILE, "<", $vr->{'fla_file'}{$fla_key}{'NAME'}) or die; - - while () { - s/CA/Content: auto_color_annotation^/g; - s/CM/Content: auto_color_anno_notext^/g; - s/CC/Content: auto_color_anno_nomunge^/g; - s/ACI_STFID/auto_color_basis: stf id=^/g; - s/ACI_FIELD_(.*)/auto_color_basis: \1=^/g; - s/(\s*)ACI_PYTHON_FUNC_(.*)/\1auto_color_basis: \2^\1color_basis_type: python_func^/g; - s/LOC/LocationString: $DEFAULT_PREFIX/go; - s/LOP/LocationString:/g; - - # Colors - s/black/(0,0,0)/; - s/gray50/(128,128,128)/; - s/gray75/(192,192,192)/; - s/gray25/(64,64,64)/; - - # Newlines - s/\^/\n/g; - - - # Write output - print; - } - - close (FLA_FILE); - - } -} # sub fla2alf() diff --git a/layouts/gen_alf.py b/layouts/gen_alf.py new file mode 100755 index 00000000..073d9541 --- /dev/null +++ b/layouts/gen_alf.py @@ -0,0 +1,95 @@ +#!/bin/env python3 + +import sys + +sys.path.append('../../map/helios/pipeViewer/scripts/') + +from alf_gen.ALFLayout import ALFLayout +import argparse +import sys + +parser = argparse.ArgumentParser(prog=f'{sys.argv[0]}', + description='Generate an ALF file with a given locations.dat file', + formatter_class=argparse.RawDescriptionHelpFormatter, + epilog=f""" +Script to auto-generate ALF files. +""") + +parser.add_argument('-d', '--database', type=str, nargs=1, help="The pipeout database") +parser.add_argument('-a', '--alf', type=str, nargs=1, help="The name of the ALF file to generate") +parser.add_argument('-n', '--num-cycles', nargs=1, type=int, help="Number of cycles to generate", default=80) + +args = parser.parse_args() +pipeout_location = args.database +if pipeout_location is None: + print("ERROR: Where's the pipeout locations file? (-d location.dat)") + exit(1) +else: + pipeout_location = pipeout_location[0] + +alf_file = args.alf +if alf_file is None: + print("ERROR: Where do you want the ALF to be written to? (-a output.alf)") + exit(1) +else: + alf_file = alf_file[0] + if not alf_file.endswith('.alf'): + alf_file += '.alf' + +num_cycles = args.num_cycles if isinstance(args.num_cycles, int) else args.num_cycles[0] + +general_height = 15 +layout = ALFLayout(start_time = -10, + num_cycles = num_cycles, + clock_scale = 1, + location_file=pipeout_location, + alf_file=alf_file) + +layout.setSpacing(ALFLayout.Spacing(height = general_height, + height_spacing = general_height - 1, + melem_height = general_height/3, + melem_spacing = general_height/3 - 1, + caption_width = 150, + onechar_width = 9)) + +sl_grp = layout.createScheduleLineGroup(default_color=[192,192,192], + include_detail_column = True, + margins=ALFLayout.Margin(top = 2, left = 10)) + +#-------------------------------------------------- Fetch/Decode +sl_grp.addScheduleLine('.*decode.FetchQueue.FetchQueue', ["Decode"], mini_split=[80,20], space=True) + +#-------------------------------------------------- Rename +sl_grp.addScheduleLine('.*rename.rename_uop_queue.rename_uop_queue', ["Rename"], mini_split=[80,20], space=True) + +#-------------------------------------------------- Dispatch +sl_grp.addScheduleLine('.*dispatch.dispatch_queue.dispatch_queue', ["Dispatch"], mini_split=[80,20], space=True) + +sl_grp.addScheduleLine('.*dispatch.in_alu([0-9])_credits', [r"ALU[\1] cred"], nomunge=True) +sl_grp.addScheduleLine('.*dispatch.in_fpu([0-9])_credits', [r"FPU[\1] cred"], nomunge=True) + +sl_grp.addScheduleLine('.*dispatch.in_br([0-9])_credits', [r"BR[\1] cred"], nomunge=True) +sl_grp.addScheduleLine('.*dispatch.in_lsu_credits', ["LSU cred"], nomunge=True) +sl_grp.addScheduleLine('.*dispatch.in_reorder_buffer_credits', ["ROB cred"], nomunge=True, space=True) + +#-------------------------------------------------- Exe Blocks +for block in ['alu','fpu','br']: + num_blocks = layout.count(f'(.*{block}[0-9]+)\..*') + num = 0 + while num < num_blocks: + sl_grp.addScheduleLine(f'.*execute.{block}{num}.scheduler_queue.scheduler_queue([0-9]+)', + [rf"{block}{num} Sch[\1]"], mini_split=[80,20], space=True) + num += 1 + +#-------------------------------------------------- LSU +sl_grp.addScheduleLine('.*lsu.lsu_inst_queue.lsu_inst_queue', ["LSU IQ[\1]"], mini_split=[80,20]) +sl_grp.addScheduleLine('.*lsu.replay_buffer.replay_buffer([0-9]+)', ["LSU Replay[\1]"], mini_split=[80,20]) + +sl_grp.addScheduleLine('.*lsu.LoadStorePipeline.LoadStorePipeline', ["LSU Pipe"], space=True, reverse=False) +sl_grp.addScheduleLine('.*lsu.dcache_busy', ["DL1 busy"], nomunge=True) + +#-------------------------------------------------- Retire +sl_grp.addScheduleLine('.*rob.ReorderBuffer.ReorderBuffer([0-9]+)', [r"ROB[\1]"], mini_split=[80,20], space=True) +sl_grp.addScheduleLine('.*dispatch.in_reorder_flush', ["ROB flush"], nomunge=True) +sl_grp.addCycleLegend(ALFLayout.CycleLegend(location = '.*rob.ReorderBuffer.ReorderBuffer0', + interval = 5)) diff --git a/layouts/gen_layouts b/layouts/gen_layouts deleted file mode 100755 index 16eac163..00000000 --- a/layouts/gen_layouts +++ /dev/null @@ -1,13 +0,0 @@ -#!/bin/bash - -# Generate the small core -./gen_alf -c arch=small core.cmd > small_core.alf -./gen_alf -c arch=small -t 80 core.cmd > small_core_80.alf - -# Generate the medium core -./gen_alf core.cmd > medium_core.alf -./gen_alf -t 80 core.cmd > medium_core_80.alf - -# Generate the big core -./gen_alf core.cmd > big_core.alf -./gen_alf -t 80 core.cmd > big_core_80.alf diff --git a/layouts/medium_core.alf b/layouts/medium_core.alf index db1188ee..f579e9b0 100644 --- a/layouts/medium_core.alf +++ b/layouts/medium_core.alf @@ -1,3077 +1,2041 @@ --- - type: schedule - color: (192,192,192) - dimensions: (288, 937) - position: (99, 2) + color: (192,192,192) + dimensions: (720,1568) + position: (159,2) pixel_offset: 80 - time_scale: 0.125 - children: - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 2) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 5) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 8) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 11) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 14) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 17) - t_offset: -10 + time_scale: 0.125 + children: + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,2) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,7) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,12) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,17) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,22) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,27) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,32) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,37) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 20) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,42) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 32) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,57) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,72) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,77) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,82) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,87) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,92) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,97) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,102) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,107) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 44) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,112) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 56) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 68) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 71) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 74) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 77) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 80) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 83) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,127) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,142) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,147) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,152) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,157) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,162) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,167) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,172) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,177) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 86) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,182) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 98) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 110) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 122) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 134) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 137) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 140) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 143) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 146) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 149) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 152) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 164) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 176) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 188) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_fpu0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 200) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_fpu1_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 212) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,197) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 224) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,212) + LocationString: top.cpu.core0.dispatch.in_alu0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu1_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 236) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,227) + LocationString: top.cpu.core0.dispatch.in_fpu0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu2_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 248) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,242) + LocationString: top.cpu.core0.dispatch.in_br0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_br0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 260) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,257) + LocationString: top.cpu.core0.dispatch.in_lsu_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_lsu_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 272) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 284) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_reorder_flush - color: (192,192,192) - dimensions: (328, 13) - position: (99, 296) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 308) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 311) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 314) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 317) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 320) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 332) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 344) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 356) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 368) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 371) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 374) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 377) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 380) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,272) + LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,287) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,292) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,297) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,302) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,307) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,312) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 392) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,317) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 404) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,332) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,347) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,352) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,357) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,362) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,367) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,372) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 416) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 428) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 431) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 434) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 437) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,377) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 440) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,392) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,407) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,412) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,417) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,422) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,427) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,432) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 452) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,437) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 464) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,452) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,467) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,472) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,477) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,482) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,487) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,492) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 476) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 488) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 491) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 494) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 497) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,497) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 500) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,512) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,527) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,532) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,537) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,542) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,547) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,552) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 512) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,557) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 524) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,572) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer0 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 536) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 548) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 551) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 554) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 557) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,587) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 560) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,602) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 572) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,617) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 584) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,632) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline3 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 596) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 608) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 611) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 614) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 617) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 620) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 632) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 644) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 656) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,647) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline4 + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.lsu.dcache_busy - color: (192,192,192) - dimensions: (328, 13) - position: (99, 668) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 680) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 692) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 704) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 716) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 719) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 722) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 725) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,662) + LocationString: top.cpu.core0.lsu.dcache_busy + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,677) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,682) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,687) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,692) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,697) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,702) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,707) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,712) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,717) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,722) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,727) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,732) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,737) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,742) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,747) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,752) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,757) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,762) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,767) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,772) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,777) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,782) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,787) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,792) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 728) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,797) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 740) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,812) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 752) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,827) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 764) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 776) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 779) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 782) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 785) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 788) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 791) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 794) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 797) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 800) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 803) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 806) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 809) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 812) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 815) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 818) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 821) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 824) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 827) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 830) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 833) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 836) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 839) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,842) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 842) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,857) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 854) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 866) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 878) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 890) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 902) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 914) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 926) - t_offset: -10 -- Content: caption - caption: Decode - color: (192,192,192) - dimensions: (90, 13) - position: (10, 2) -- Content: caption - caption: Decode[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 20) -- Content: caption - caption: Decode[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 32) -- Content: caption - caption: Decode[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 44) -- Content: caption - caption: Decode[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 56) -- Content: caption - caption: Rename - color: (192,192,192) - dimensions: (90, 13) - position: (10, 68) -- Content: caption - caption: Rename[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 86) -- Content: caption - caption: Rename[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 98) -- Content: caption - caption: Rename[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 110) -- Content: caption - caption: Rename[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 122) -- Content: caption - caption: Dispatch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 134) -- Content: caption - caption: Dispatch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 152) -- Content: caption - caption: Dispatch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 164) -- Content: caption - caption: Dispatch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 176) -- Content: caption - caption: Dispatch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 188) -- Content: caption - caption: FPU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 200) -- Content: caption - caption: FPU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 212) -- Content: caption - caption: ALU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 224) -- Content: caption - caption: ALU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 236) -- Content: caption - caption: ALU2 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 248) -- Content: caption - caption: BR0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 260) -- Content: caption - caption: LSU cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 272) -- Content: caption - caption: ROB cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 284) -- Content: caption - caption: ROB flush - color: (192,192,192) - dimensions: (90, 13) - position: (10, 296) -- Content: caption - caption: ALU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 308) -- Content: caption - caption: ALU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 320) -- Content: caption - caption: ALU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 332) -- Content: caption - caption: ALU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 344) -- Content: caption - caption: ALU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 356) -- Content: caption - caption: ALU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 368) -- Content: caption - caption: ALU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 380) -- Content: caption - caption: ALU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 392) -- Content: caption - caption: ALU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 404) -- Content: caption - caption: ALU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 416) -- Content: caption - caption: ALU2 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 428) -- Content: caption - caption: ALU2 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 440) -- Content: caption - caption: ALU2 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 452) -- Content: caption - caption: ALU2 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 464) -- Content: caption - caption: ALU2 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 476) -- Content: caption - caption: FPU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 488) -- Content: caption - caption: FPU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 500) -- Content: caption - caption: FPU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 512) -- Content: caption - caption: FPU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 524) -- Content: caption - caption: FPU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 536) -- Content: caption - caption: FPU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 548) -- Content: caption - caption: FPU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 560) -- Content: caption - caption: FPU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 572) -- Content: caption - caption: FPU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 584) -- Content: caption - caption: FPU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 596) -- Content: caption - caption: BR0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 608) -- Content: caption - caption: BR0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 620) -- Content: caption - caption: BR0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 632) -- Content: caption - caption: BR0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 644) -- Content: caption - caption: BR0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 656) -- Content: caption - caption: DL1 busy - color: (192,192,192) - dimensions: (90, 13) - position: (10, 668) -- Content: caption - caption: LSU Pipe[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 680) -- Content: caption - caption: LSU Pipe[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 692) -- Content: caption - caption: LSU Pipe[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 704) -- Content: caption - caption: LSU IQ - color: (192,192,192) - dimensions: (90, 13) - position: (10, 716) -- Content: caption - caption: LSU IQ[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 728) -- Content: caption - caption: LSU IQ[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 740) -- Content: caption - caption: LSU IQ[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 752) -- Content: caption - caption: LSU IQ[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 764) -- Content: caption - caption: ROB - color: (192,192,192) - dimensions: (90, 13) - position: (10, 776) -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 842) -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 854) -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 866) -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 878) -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 890) -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 902) -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 914) -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 926) -- Content: caption - caption: C=1 Cyc - color: (192,192,192) - dimensions: (90, 13) - position: (10, 938) -- Content: cycle - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (0,0,0) - dimensions: (65, 13) - position: (35, 938) - t_offset: 0 -- Content: caption - caption: C=1 -10 - color: (0,0,0) - dimensions: (50, 13) - position: (99, 938) -- Content: caption - caption: C=1 -5 - color: (0,0,0) - dimensions: (50, 13) - position: (139, 938) -- Content: caption - caption: C=1 0 - color: (0,0,0) - dimensions: (50, 13) - position: (179, 938) -- Content: caption - caption: C=1 5 - color: (0,0,0) - dimensions: (50, 13) - position: (219, 938) -- Content: caption - caption: C=1 10 - color: (0,0,0) - dimensions: (50, 13) - position: (259, 938) -- Content: caption - caption: C=1 15 - color: (0,0,0) - dimensions: (50, 13) - position: (299, 938) -- Content: caption - caption: C=1 20 - color: (0,0,0) - dimensions: (50, 13) - position: (339, 938) -- Content: caption - caption: C=1 25 - color: (0,0,0) - dimensions: (50, 13) - position: (379, 938) -- Content: caption - caption: C=1 30 - color: (0,0,0) - dimensions: (50, 13) - position: (419, 938) -- Content: caption - caption: Decode - color: (192,192,192) - dimensions: (90, 13) - position: (401, 2) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 2) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 5) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 8) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 11) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 14) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 17) - t_offset: 0 -- Content: caption - caption: Decode[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 20) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 20) - t_offset: 0 -- Content: caption - caption: Decode[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 32) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 32) - t_offset: 0 -- Content: caption - caption: Decode[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 44) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 44) - t_offset: 0 -- Content: caption - caption: Decode[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 56) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 56) - t_offset: 0 -- Content: caption - caption: Rename - color: (192,192,192) - dimensions: (90, 13) - position: (401, 68) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 68) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 71) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 74) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 77) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 80) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 83) - t_offset: 0 -- Content: caption - caption: Rename[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 86) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 86) - t_offset: 0 -- Content: caption - caption: Rename[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 98) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 98) - t_offset: 0 -- Content: caption - caption: Rename[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 110) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 110) - t_offset: 0 -- Content: caption - caption: Rename[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 122) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 122) - t_offset: 0 -- Content: caption - caption: Dispatch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 134) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 134) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 137) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 140) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 143) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 146) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 149) - t_offset: 0 -- Content: caption - caption: Dispatch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 152) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 152) - t_offset: 0 -- Content: caption - caption: Dispatch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 164) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 164) - t_offset: 0 -- Content: caption - caption: Dispatch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 176) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 176) - t_offset: 0 -- Content: caption - caption: Dispatch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 188) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 188) - t_offset: 0 -- Content: caption - caption: FPU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 200) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_fpu0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 200) - t_offset: 0 -- Content: caption - caption: FPU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 212) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_fpu1_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 212) - t_offset: 0 -- Content: caption - caption: ALU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 224) + color: (192,192,192) + dimensions: (720,15) + position: (159,872) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_nomunge + color: (192,192,192) + dimensions: (720,15) + position: (159,887) + LocationString: top.cpu.core0.dispatch.in_reorder_flush + t_offset: -10 + type: schedule_line +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,2) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,7) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,12) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,17) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,22) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,27) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,32) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,37) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,42) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,57) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,72) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,77) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,82) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,87) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,92) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,97) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,102) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,107) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,112) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,127) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,142) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,147) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,152) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,157) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,162) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,167) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,172) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,177) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,182) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,197) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 224) - t_offset: 0 -- Content: caption - caption: ALU1 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 236) + color: (192,192,192) + dimensions: (150,15) + position: (1049,212) + LocationString: top.cpu.core0.dispatch.in_alu0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu1_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 236) - t_offset: 0 -- Content: caption - caption: ALU2 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 248) + color: (192,192,192) + dimensions: (150,15) + position: (1049,227) + LocationString: top.cpu.core0.dispatch.in_fpu0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu2_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 248) - t_offset: 0 -- Content: caption - caption: BR0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 260) + color: (192,192,192) + dimensions: (150,15) + position: (1049,242) + LocationString: top.cpu.core0.dispatch.in_br0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_br0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 260) - t_offset: 0 -- Content: caption - caption: LSU cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 272) + color: (192,192,192) + dimensions: (150,15) + position: (1049,257) + LocationString: top.cpu.core0.dispatch.in_lsu_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_lsu_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 272) - t_offset: 0 -- Content: caption - caption: ROB cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 284) + color: (192,192,192) + dimensions: (150,15) + position: (1049,272) + LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,287) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,292) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,297) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,302) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,307) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,312) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,317) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,332) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,347) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,352) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,357) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,362) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,367) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,372) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,377) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,392) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,407) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,412) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,417) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,422) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,427) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,432) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,437) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,452) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,467) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,472) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,477) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,482) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,487) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,492) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,497) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,512) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,527) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,532) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,537) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,542) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,547) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,552) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,557) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,572) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer0 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,587) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,602) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,617) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,632) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline3 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,647) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline4 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 284) - t_offset: 0 -- Content: caption - caption: ROB flush - color: (192,192,192) - dimensions: (90, 13) - position: (401, 296) + color: (192,192,192) + dimensions: (150,15) + position: (1049,662) + LocationString: top.cpu.core0.lsu.dcache_busy + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,677) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,682) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,687) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,692) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,697) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,702) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,707) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,712) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,717) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,722) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,727) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,732) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,737) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,742) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,747) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,752) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,757) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,762) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,767) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,772) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,777) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,782) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,787) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,792) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,797) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,812) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,827) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,842) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,857) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,872) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_reorder_flush - color: (192,192,192) - dimensions: (160, 13) - position: (490, 296) - t_offset: 0 -- Content: caption - caption: ALU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 308) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 308) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 311) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 314) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 317) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 320) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 320) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 332) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 332) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 344) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 344) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 356) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 356) - t_offset: 0 -- Content: caption - caption: ALU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 368) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 368) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 371) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 374) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 377) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 380) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 380) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 392) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 392) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 404) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 404) - t_offset: 0 -- Content: caption - caption: ALU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 416) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 416) - t_offset: 0 -- Content: caption - caption: ALU2 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 428) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 428) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 431) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 434) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 437) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 440) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 440) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 452) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 452) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 464) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 464) - t_offset: 0 -- Content: caption - caption: ALU2 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 476) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu2.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 476) - t_offset: 0 -- Content: caption - caption: FPU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 488) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 488) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 491) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 494) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 497) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 500) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 500) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 512) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 512) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 524) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 524) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 536) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 536) - t_offset: 0 -- Content: caption - caption: FPU1 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 548) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 548) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 551) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 554) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 557) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 560) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 560) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 572) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 572) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 584) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 584) - t_offset: 0 -- Content: caption - caption: FPU1 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 596) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu1.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 596) - t_offset: 0 -- Content: caption - caption: BR0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 608) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 608) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 611) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 614) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 617) - t_offset: 0 -- Content: caption - caption: BR0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 620) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 620) - t_offset: 0 -- Content: caption - caption: BR0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 632) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 632) - t_offset: 0 -- Content: caption - caption: BR0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 644) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 644) - t_offset: 0 -- Content: caption - caption: BR0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 656) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 656) - t_offset: 0 -- Content: caption - caption: DL1 busy - color: (192,192,192) - dimensions: (90, 13) - position: (401, 668) -- Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.lsu.dcache_busy - color: (192,192,192) - dimensions: (160, 13) - position: (490, 668) - t_offset: 0 -- Content: caption - caption: LSU Pipe[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 680) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 680) - t_offset: 0 -- Content: caption - caption: LSU Pipe[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 692) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 692) - t_offset: 0 -- Content: caption - caption: LSU Pipe[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 704) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 704) - t_offset: 0 -- Content: caption - caption: LSU IQ - color: (192,192,192) - dimensions: (90, 13) - position: (401, 716) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 716) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 719) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 722) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 725) - t_offset: 0 -- Content: caption - caption: LSU IQ[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 728) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 728) - t_offset: 0 -- Content: caption - caption: LSU IQ[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 740) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 740) - t_offset: 0 -- Content: caption - caption: LSU IQ[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 752) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 752) - t_offset: 0 -- Content: caption - caption: LSU IQ[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 764) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 764) - t_offset: 0 -- Content: caption - caption: ROB - color: (192,192,192) - dimensions: (90, 13) - position: (401, 776) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 776) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 779) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 782) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 785) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 788) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 791) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 794) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 797) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 800) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 803) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 806) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 809) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 812) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 815) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 818) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 821) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 824) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 827) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 830) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 833) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 836) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 839) - t_offset: 0 -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 842) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 842) - t_offset: 0 -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 854) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 854) - t_offset: 0 -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 866) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 866) - t_offset: 0 -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 878) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 878) - t_offset: 0 -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 890) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 890) - t_offset: 0 -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 902) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 902) - t_offset: 0 -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 914) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 914) - t_offset: 0 -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 926) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 926) - t_offset: 0 -- Content: caption - caption: ROB[29] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 2) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 2) - t_offset: 0 -- Content: caption - caption: ROB[28] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 14) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 14) - t_offset: 0 -- Content: caption - caption: ROB[27] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 26) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 26) - t_offset: 0 -- Content: caption - caption: ROB[26] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 38) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 38) - t_offset: 0 -- Content: caption - caption: ROB[25] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 50) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 50) - t_offset: 0 -- Content: caption - caption: ROB[24] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 62) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 62) - t_offset: 0 -- Content: caption - caption: ROB[23] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 74) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 74) - t_offset: 0 -- Content: caption - caption: ROB[22] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 86) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 86) - t_offset: 0 -- Content: caption - caption: ROB[21] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 98) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 98) - t_offset: 0 -- Content: caption - caption: ROB[20] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 110) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 110) - t_offset: 0 -- Content: caption - caption: ROB[19] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 122) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 122) - t_offset: 0 -- Content: caption - caption: ROB[18] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 134) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 134) - t_offset: 0 -- Content: caption - caption: ROB[17] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 146) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 146) - t_offset: 0 -- Content: caption - caption: ROB[16] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 158) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 158) - t_offset: 0 -- Content: caption - caption: ROB[15] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 170) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 170) - t_offset: 0 -- Content: caption - caption: ROB[14] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 182) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 182) - t_offset: 0 -- Content: caption - caption: ROB[13] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 194) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 194) - t_offset: 0 -- Content: caption - caption: ROB[12] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 206) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 206) - t_offset: 0 -- Content: caption - caption: ROB[11] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 218) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 218) - t_offset: 0 -- Content: caption - caption: ROB[10] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 230) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 230) - t_offset: 0 -- Content: caption - caption: ROB[9] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 242) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 242) - t_offset: 0 -- Content: caption - caption: ROB[8] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 254) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 254) - t_offset: 0 -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 266) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 266) - t_offset: 0 -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 278) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 278) - t_offset: 0 -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 290) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 290) - t_offset: 0 -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 302) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 302) - t_offset: 0 -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 314) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 314) - t_offset: 0 -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 326) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 326) - t_offset: 0 -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 338) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 338) - t_offset: 0 -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 350) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 350) - t_offset: 0 -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 8) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 68) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 134) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 140) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 200) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 308) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 368) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 428) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 488) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 548) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 608) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 668) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 680) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 716) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 776) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 782) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 794) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 806) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 818) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 830) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 890) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 938) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 950) -- Content: caption - caption: - color: (0,0,0) - dimensions: (1, 949) - position: (179, 2) -- Content: caption - caption: - color: (0,0,0) - dimensions: (1, 949) - position: (187, 2) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 8) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 68) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 134) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 140) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 200) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 308) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 368) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 428) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 488) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 548) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 608) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 668) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 680) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 716) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 776) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 782) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 794) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 806) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 818) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 830) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 890) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 938) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 26) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 122) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 170) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 218) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 266) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 314) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3288, 1) - position: (663, 362) + color: (192,192,192) + dimensions: (150,15) + position: (1049,887) + LocationString: top.cpu.core0.dispatch.in_reorder_flush + t_offset: 0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,2) + caption: Decode +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,3) + caption: Decode +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,42) + caption: Decode1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,43) + caption: Decode1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,57) + caption: Decode0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,58) + caption: Decode0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,72) + caption: Rename +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,73) + caption: Rename +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,112) + caption: Rename1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,113) + caption: Rename1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,127) + caption: Rename0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,128) + caption: Rename0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,142) + caption: Dispatch +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,143) + caption: Dispatch +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,182) + caption: Dispatch1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,183) + caption: Dispatch1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,197) + caption: Dispatch0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,198) + caption: Dispatch0 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,212) + caption: ALU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,213) + caption: ALU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,227) + caption: FPU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,228) + caption: FPU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,242) + caption: BR[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,243) + caption: BR[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,257) + caption: LSU cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,258) + caption: LSU cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,272) + caption: ROB cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,273) + caption: ROB cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,287) + caption: alu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,288) + caption: alu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,317) + caption: alu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,318) + caption: alu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,332) + caption: alu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,333) + caption: alu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,347) + caption: fpu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,348) + caption: fpu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,377) + caption: fpu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,378) + caption: fpu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,392) + caption: fpu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,393) + caption: fpu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,407) + caption: br0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,408) + caption: br0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,437) + caption: br0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,438) + caption: br0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,452) + caption: br0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,453) + caption: br0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,467) + caption: LSU IQ[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,468) + caption: LSU IQ[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,497) + caption: LSU IQ[]1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,498) + caption: LSU IQ[]1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,512) + caption: LSU IQ[]0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,513) + caption: LSU IQ[]0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,527) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,528) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,557) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,558) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,572) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,573) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,587) + caption: LSU Pipe0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,588) + caption: LSU Pipe0 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,602) + caption: LSU Pipe1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,603) + caption: LSU Pipe1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,617) + caption: LSU Pipe2 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,618) + caption: LSU Pipe2 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,632) + caption: LSU Pipe3 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,633) + caption: LSU Pipe3 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,647) + caption: LSU Pipe4 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,648) + caption: LSU Pipe4 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,662) + caption: DL1 busy +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,663) + caption: DL1 busy +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,677) + caption: ROB[29-6] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,678) + caption: ROB[29-6] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,797) + caption: ROB[5] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,798) + caption: ROB[5] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,812) + caption: ROB[4] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,813) + caption: ROB[4] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,827) + caption: ROB[3] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,828) + caption: ROB[3] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,842) + caption: ROB[2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,843) + caption: ROB[2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,857) + caption: ROB[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,858) + caption: ROB[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,872) + caption: ROB[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,873) + caption: ROB[0] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,887) + caption: ROB flush +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,888) + caption: ROB flush +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,902) + caption: C=1 Cycle +- Content: cycle + color: (192,192,192) + dimensions: (100,15) + position: (60,902) + LocationString: .*rob.ReorderBuffer.ReorderBuffer0 + t_offset: 0 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (160,902) + caption: C=1 -10 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (200,902) + caption: C=1 -5 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (240,902) + caption: C=1 0 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (280,902) + caption: C=1 5 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (320,902) + caption: C=1 10 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (360,902) + caption: C=1 15 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (400,902) + caption: C=1 20 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (440,902) + caption: C=1 25 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (480,902) + caption: C=1 30 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (520,902) + caption: C=1 35 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (560,902) + caption: C=1 40 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (600,902) + caption: C=1 45 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (640,902) + caption: C=1 50 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (680,902) + caption: C=1 55 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (720,902) + caption: C=1 60 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (760,902) + caption: C=1 65 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (800,902) + caption: C=1 70 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (840,902) + caption: C=1 75 +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,72) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,142) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,212) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,287) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,347) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,407) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,467) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,662) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,887) + caption: ... diff --git a/layouts/medium_core_column.cmd b/layouts/medium_core_column.cmd deleted file mode 100644 index d1df5d67..00000000 --- a/layouts/medium_core_column.cmd +++ /dev/null @@ -1,59 +0,0 @@ -########################################################################### -# core_column.cmd -# -# This file shows one column of the core layout and is intended to be included from core.cmd. -# - -#-------------------------------------------------- Decode -pipem "Decode" decode.FetchQueue.FetchQueue 9 -1 4 -pipeis "Decode" decode.FetchQueue.FetchQueue 3 -1 0 - -#-------------------------------------------------- Rename -pipem "Rename" rename.rename_uop_queue.rename_uop_queue 9 -1 4 -pipeis "Rename" rename.rename_uop_queue.rename_uop_queue 3 -1 0 - -#-------------------------------------------------- Dispatch -pipem "Dispatch" dispatch.dispatch_queue.dispatch_queue 9 -1 4 -pipeis "Dispatch" dispatch.dispatch_queue.dispatch_queue 3 -1 0 - -pipec "FPU0 cred" dispatch.in_fpu0_credits -pipec "FPU1 cred" dispatch.in_fpu1_credits -pipec "ALU0 cred" dispatch.in_alu0_credits -pipec "ALU1 cred" dispatch.in_alu1_credits -pipec "ALU2 cred" dispatch.in_alu2_credits -pipec "BR0 cred" dispatch.in_br0_credits -pipec "LSU cred" dispatch.in_lsu_credits -pipec "ROB cred" dispatch.in_reorder_buffer_credits -pipecs "ROB flush" dispatch.in_reorder_flush - -#-------------------------------------------------- ALU0 -pipem "ALU0 Sch" execute.alu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU0 Sch" execute.alu0.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU1 Sch" execute.alu1.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU1 Sch" execute.alu1.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "ALU2 Sch" execute.alu2.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU2 Sch" execute.alu2.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- FPU -pipem "FPU0 Sch" execute.fpu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "FPU0 Sch" execute.fpu0.scheduler_queue.scheduler_queue 3 -1 0 - -pipem "FPU1 Sch" execute.fpu1.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "FPU1 Sch" execute.fpu1.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- BR0 -pipem "BR0 Sch" execute.br0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "BR0 Sch" execute.br0.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- LSU -pipecs "DL1 busy" lsu.dcache_busy -pipeis "LSU Pipe" lsu.LoadStorePipeline.LoadStorePipeline 0 2 - -pipem "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 7 -1 4 -pipeis "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 3 -1 0 - -#-------------------------------------------------- Retire -pipem "ROB" rob.ReorderBuffer.ReorderBuffer 29 -1 8 -pipeis "ROB" rob.ReorderBuffer.ReorderBuffer 7 -1 0 diff --git a/layouts/small_core.alf b/layouts/small_core.alf index 58468478..f579e9b0 100644 --- a/layouts/small_core.alf +++ b/layouts/small_core.alf @@ -1,2516 +1,2041 @@ --- - type: schedule - color: (192,192,192) - dimensions: (288, 721) - position: (99, 2) + color: (192,192,192) + dimensions: (720,1568) + position: (159,2) pixel_offset: 80 - time_scale: 0.125 - children: - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 2) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 5) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 8) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 11) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 14) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 17) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 20) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 32) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 44) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 56) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 68) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 71) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 74) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 77) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 80) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 83) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 86) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 98) - t_offset: -10 + time_scale: 0.125 + children: + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,2) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,7) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,12) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,17) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,22) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,27) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,32) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,37) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 110) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,42) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 122) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 134) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 137) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 140) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 143) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 146) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 149) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,57) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,72) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,77) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,82) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,87) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,92) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,97) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,102) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,107) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 152) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,112) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 164) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,127) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,142) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,147) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,152) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,157) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,162) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,167) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,172) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,177) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 176) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,182) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 188) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_fpu0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 200) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,197) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_alu0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 212) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,212) + LocationString: top.cpu.core0.dispatch.in_alu0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_br0_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 224) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,227) + LocationString: top.cpu.core0.dispatch.in_fpu0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_lsu_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 236) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,242) + LocationString: top.cpu.core0.dispatch.in_br0_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits - color: (192,192,192) - dimensions: (328, 13) - position: (99, 248) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,257) + LocationString: top.cpu.core0.dispatch.in_lsu_credits + t_offset: -10 + type: schedule_line - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.dispatch.in_reorder_flush - color: (192,192,192) - dimensions: (328, 13) - position: (99, 260) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 272) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 275) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 278) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 281) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 284) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 296) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 308) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 320) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 332) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 335) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 338) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 341) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 344) - t_offset: -10 - - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 356) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,272) + LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,287) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,292) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,297) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,302) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,307) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,312) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 368) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,317) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 380) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 392) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 395) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 398) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 401) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,332) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,347) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,352) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,357) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,362) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,367) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,372) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 404) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,377) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 416) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,392) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,407) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,412) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,417) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,422) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,427) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,432) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 428) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,437) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 440) - t_offset: -10 - - Content: auto_color_anno_nomunge - type: schedule_line - LocationString: top.cpu.core0.lsu.dcache_busy - color: (192,192,192) - dimensions: (328, 13) - position: (99, 452) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,452) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,467) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,472) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,477) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,482) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,487) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,492) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 464) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,497) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 476) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,512) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,527) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,532) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer6 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,537) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer5 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,542) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,547) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer3 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,552) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 488) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 500) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 503) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 506) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 509) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,557) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 512) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,572) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer0 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 524) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,587) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 536) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,602) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 548) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 560) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 563) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 566) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 569) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 572) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 575) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 578) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 581) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 584) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 587) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 590) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 593) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 596) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 599) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 602) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 605) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 608) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 611) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 614) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 617) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 620) - t_offset: -10 - - Content: auto_color_anno_notext - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (328, 4) - position: (99, 623) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,617) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 626) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,632) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline3 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 638) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,647) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline4 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_nomunge + color: (192,192,192) + dimensions: (720,15) + position: (159,662) + LocationString: top.cpu.core0.lsu.dcache_busy + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,677) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,682) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,687) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,692) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,697) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,702) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,707) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,712) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,717) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,722) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,727) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,732) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,737) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,742) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,747) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,752) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,757) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,762) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,767) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,772) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,777) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,782) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,787) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (720,5) + position: (159,792) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 650) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,797) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 662) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,812) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 674) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,827) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 686) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,842) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 698) - t_offset: -10 + color: (192,192,192) + dimensions: (720,15) + position: (159,857) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 + t_offset: -10 + type: schedule_line - Content: auto_color_annotation - type: schedule_line - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (328, 13) - position: (99, 710) - t_offset: -10 -- Content: caption - caption: Decode - color: (192,192,192) - dimensions: (90, 13) - position: (10, 2) -- Content: caption - caption: Decode[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 20) -- Content: caption - caption: Decode[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 32) -- Content: caption - caption: Decode[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 44) -- Content: caption - caption: Decode[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 56) -- Content: caption - caption: Rename - color: (192,192,192) - dimensions: (90, 13) - position: (10, 68) -- Content: caption - caption: Rename[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 86) -- Content: caption - caption: Rename[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 98) -- Content: caption - caption: Rename[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 110) -- Content: caption - caption: Rename[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 122) -- Content: caption - caption: Dispatch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 134) -- Content: caption - caption: Dispatch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 152) -- Content: caption - caption: Dispatch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 164) -- Content: caption - caption: Dispatch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 176) -- Content: caption - caption: Dispatch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 188) -- Content: caption - caption: FPU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 200) -- Content: caption - caption: ALU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 212) -- Content: caption - caption: BR0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 224) -- Content: caption - caption: LSU cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 236) -- Content: caption - caption: ROB cred - color: (192,192,192) - dimensions: (90, 13) - position: (10, 248) -- Content: caption - caption: ROB flush - color: (192,192,192) - dimensions: (90, 13) - position: (10, 260) -- Content: caption - caption: ALU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 272) -- Content: caption - caption: ALU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 284) -- Content: caption - caption: ALU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 296) -- Content: caption - caption: ALU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 308) -- Content: caption - caption: ALU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 320) -- Content: caption - caption: FPU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 332) -- Content: caption - caption: FPU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 344) -- Content: caption - caption: FPU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 356) -- Content: caption - caption: FPU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 368) -- Content: caption - caption: FPU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 380) -- Content: caption - caption: BR0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (10, 392) -- Content: caption - caption: BR0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 404) -- Content: caption - caption: BR0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 416) -- Content: caption - caption: BR0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 428) -- Content: caption - caption: BR0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 440) -- Content: caption - caption: DL1 busy - color: (192,192,192) - dimensions: (90, 13) - position: (10, 452) -- Content: caption - caption: LSU Pipe[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 464) -- Content: caption - caption: LSU Pipe[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 476) -- Content: caption - caption: LSU Pipe[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 488) -- Content: caption - caption: LSU IQ - color: (192,192,192) - dimensions: (90, 13) - position: (10, 500) -- Content: caption - caption: LSU IQ[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 512) -- Content: caption - caption: LSU IQ[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 524) -- Content: caption - caption: LSU IQ[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 536) -- Content: caption - caption: LSU IQ[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 548) -- Content: caption - caption: ROB - color: (192,192,192) - dimensions: (90, 13) - position: (10, 560) -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 626) -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 638) -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 650) -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 662) -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 674) -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 686) -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 698) -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (10, 710) -- Content: caption - caption: C=1 Cyc - color: (192,192,192) - dimensions: (90, 13) - position: (10, 722) -- Content: cycle - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (0,0,0) - dimensions: (65, 13) - position: (35, 722) - t_offset: 0 -- Content: caption - caption: C=1 -10 - color: (0,0,0) - dimensions: (50, 13) - position: (99, 722) -- Content: caption - caption: C=1 -5 - color: (0,0,0) - dimensions: (50, 13) - position: (139, 722) -- Content: caption - caption: C=1 0 - color: (0,0,0) - dimensions: (50, 13) - position: (179, 722) -- Content: caption - caption: C=1 5 - color: (0,0,0) - dimensions: (50, 13) - position: (219, 722) -- Content: caption - caption: C=1 10 - color: (0,0,0) - dimensions: (50, 13) - position: (259, 722) -- Content: caption - caption: C=1 15 - color: (0,0,0) - dimensions: (50, 13) - position: (299, 722) -- Content: caption - caption: C=1 20 - color: (0,0,0) - dimensions: (50, 13) - position: (339, 722) -- Content: caption - caption: C=1 25 - color: (0,0,0) - dimensions: (50, 13) - position: (379, 722) -- Content: caption - caption: C=1 30 - color: (0,0,0) - dimensions: (50, 13) - position: (419, 722) -- Content: caption - caption: Decode - color: (192,192,192) - dimensions: (90, 13) - position: (401, 2) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 2) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 5) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 8) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 11) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 14) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 17) - t_offset: 0 -- Content: caption - caption: Decode[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 20) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 20) - t_offset: 0 -- Content: caption - caption: Decode[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 32) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 32) - t_offset: 0 -- Content: caption - caption: Decode[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 44) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 44) - t_offset: 0 -- Content: caption - caption: Decode[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 56) -- Content: auto_color_annotation - LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 56) - t_offset: 0 -- Content: caption - caption: Rename - color: (192,192,192) - dimensions: (90, 13) - position: (401, 68) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 68) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 71) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 74) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 77) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 80) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 83) - t_offset: 0 -- Content: caption - caption: Rename[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 86) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 86) - t_offset: 0 -- Content: caption - caption: Rename[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 98) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 98) - t_offset: 0 -- Content: caption - caption: Rename[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 110) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 110) - t_offset: 0 -- Content: caption - caption: Rename[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 122) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 122) - t_offset: 0 -- Content: caption - caption: Dispatch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 134) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 134) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 137) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 140) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 143) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 146) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 149) - t_offset: 0 -- Content: caption - caption: Dispatch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 152) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 152) - t_offset: 0 -- Content: caption - caption: Dispatch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 164) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 164) - t_offset: 0 -- Content: caption - caption: Dispatch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 176) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 176) - t_offset: 0 -- Content: caption - caption: Dispatch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 188) -- Content: auto_color_annotation - LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 188) - t_offset: 0 -- Content: caption - caption: FPU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 200) + color: (192,192,192) + dimensions: (720,15) + position: (159,872) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 + t_offset: -10 + type: schedule_line + - Content: auto_color_anno_nomunge + color: (192,192,192) + dimensions: (720,15) + position: (159,887) + LocationString: top.cpu.core0.dispatch.in_reorder_flush + t_offset: -10 + type: schedule_line +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,2) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,7) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,12) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,17) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,22) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,27) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,32) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,37) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,42) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,57) + LocationString: top.cpu.core0.decode.FetchQueue.FetchQueue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,72) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,77) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,82) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,87) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,92) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,97) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,102) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,107) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,112) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,127) + LocationString: top.cpu.core0.rename.rename_uop_queue.rename_uop_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,142) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,147) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,152) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,157) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,162) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,167) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,172) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,177) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,182) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,197) + LocationString: top.cpu.core0.dispatch.dispatch_queue.dispatch_queue0 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_fpu0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 200) - t_offset: 0 -- Content: caption - caption: ALU0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 212) + color: (192,192,192) + dimensions: (150,15) + position: (1049,212) + LocationString: top.cpu.core0.dispatch.in_alu0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_alu0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 212) - t_offset: 0 -- Content: caption - caption: BR0 cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 224) + color: (192,192,192) + dimensions: (150,15) + position: (1049,227) + LocationString: top.cpu.core0.dispatch.in_fpu0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_br0_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 224) - t_offset: 0 -- Content: caption - caption: LSU cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 236) + color: (192,192,192) + dimensions: (150,15) + position: (1049,242) + LocationString: top.cpu.core0.dispatch.in_br0_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_lsu_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 236) - t_offset: 0 -- Content: caption - caption: ROB cred - color: (192,192,192) - dimensions: (90, 13) - position: (401, 248) + color: (192,192,192) + dimensions: (150,15) + position: (1049,257) + LocationString: top.cpu.core0.dispatch.in_lsu_credits + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits - color: (192,192,192) - dimensions: (160, 13) - position: (490, 248) - t_offset: 0 -- Content: caption - caption: ROB flush - color: (192,192,192) - dimensions: (90, 13) - position: (401, 260) + color: (192,192,192) + dimensions: (150,15) + position: (1049,272) + LocationString: top.cpu.core0.dispatch.in_reorder_buffer_credits + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,287) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,292) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,297) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,302) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,307) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,312) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,317) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,332) + LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,347) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,352) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,357) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,362) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,367) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,372) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,377) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,392) + LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,407) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,412) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,417) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,422) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,427) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,432) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,437) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,452) + LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,467) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,472) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,477) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,482) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,487) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,492) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,497) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,512) + LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,527) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,532) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer6 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,537) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer5 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,542) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer4 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,547) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer3 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,552) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,557) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,572) + LocationString: top.cpu.core0.lsu.replay_buffer.replay_buffer0 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,587) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,602) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,617) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,632) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline3 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,647) + LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline4 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.dispatch.in_reorder_flush - color: (192,192,192) - dimensions: (160, 13) - position: (490, 260) - t_offset: 0 -- Content: caption - caption: ALU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 272) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 272) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 275) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 278) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 281) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 284) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 284) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 296) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 296) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 308) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 308) - t_offset: 0 -- Content: caption - caption: ALU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 320) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.alu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 320) - t_offset: 0 -- Content: caption - caption: FPU0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 332) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 332) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 335) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 338) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 341) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 344) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 344) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 356) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 356) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 368) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 368) - t_offset: 0 -- Content: caption - caption: FPU0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 380) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.fpu0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 380) - t_offset: 0 -- Content: caption - caption: BR0 Sch - color: (192,192,192) - dimensions: (90, 13) - position: (401, 392) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 392) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 395) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 398) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 401) - t_offset: 0 -- Content: caption - caption: BR0 Sch[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 404) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 404) - t_offset: 0 -- Content: caption - caption: BR0 Sch[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 416) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 416) - t_offset: 0 -- Content: caption - caption: BR0 Sch[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 428) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 428) - t_offset: 0 -- Content: caption - caption: BR0 Sch[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 440) -- Content: auto_color_annotation - LocationString: top.cpu.core0.execute.br0.scheduler_queue.scheduler_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 440) - t_offset: 0 -- Content: caption - caption: DL1 busy - color: (192,192,192) - dimensions: (90, 13) - position: (401, 452) + color: (192,192,192) + dimensions: (150,15) + position: (1049,662) + LocationString: top.cpu.core0.lsu.dcache_busy + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,677) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,682) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,687) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,692) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,697) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,702) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,707) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,712) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,717) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,722) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,727) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,732) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,737) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,742) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,747) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,752) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,757) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,762) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,767) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,772) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,777) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,782) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,787) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 + t_offset: 0 +- Content: auto_color_anno_notext + color: (192,192,192) + dimensions: (150,5) + position: (1049,792) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,797) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,812) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,827) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,842) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,857) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 + t_offset: 0 +- Content: auto_color_annotation + color: (192,192,192) + dimensions: (150,15) + position: (1049,872) + LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 + t_offset: 0 - Content: auto_color_anno_nomunge - LocationString: top.cpu.core0.lsu.dcache_busy - color: (192,192,192) - dimensions: (160, 13) - position: (490, 452) - t_offset: 0 -- Content: caption - caption: LSU Pipe[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 464) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 464) - t_offset: 0 -- Content: caption - caption: LSU Pipe[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 476) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 476) - t_offset: 0 -- Content: caption - caption: LSU Pipe[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 488) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.LoadStorePipeline.LoadStorePipeline2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 488) - t_offset: 0 -- Content: caption - caption: LSU IQ - color: (192,192,192) - dimensions: (90, 13) - position: (401, 500) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue7 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 500) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue6 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 503) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue5 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 506) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue4 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 509) - t_offset: 0 -- Content: caption - caption: LSU IQ[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 512) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 512) - t_offset: 0 -- Content: caption - caption: LSU IQ[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 524) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 524) - t_offset: 0 -- Content: caption - caption: LSU IQ[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 536) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 536) - t_offset: 0 -- Content: caption - caption: LSU IQ[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 548) -- Content: auto_color_annotation - LocationString: top.cpu.core0.lsu.lsu_inst_queue.lsu_inst_queue0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 548) - t_offset: 0 -- Content: caption - caption: ROB - color: (192,192,192) - dimensions: (90, 13) - position: (401, 560) -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 560) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 563) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 566) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 569) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 572) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 575) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 578) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 581) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 584) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 587) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 590) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 593) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 596) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 599) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 602) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 605) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 608) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 611) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 614) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 617) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 620) - t_offset: 0 -- Content: auto_color_anno_notext - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (160, 4) - position: (490, 623) - t_offset: 0 -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 626) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 626) - t_offset: 0 -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 638) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 638) - t_offset: 0 -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 650) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 650) - t_offset: 0 -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 662) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 662) - t_offset: 0 -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 674) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 674) - t_offset: 0 -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 686) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 686) - t_offset: 0 -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 698) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 698) - t_offset: 0 -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (401, 710) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (160, 13) - position: (490, 710) - t_offset: 0 -- Content: caption - caption: ROB[29] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 2) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer29 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 2) - t_offset: 0 -- Content: caption - caption: ROB[28] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 14) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer28 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 14) - t_offset: 0 -- Content: caption - caption: ROB[27] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 26) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer27 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 26) - t_offset: 0 -- Content: caption - caption: ROB[26] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 38) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer26 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 38) - t_offset: 0 -- Content: caption - caption: ROB[25] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 50) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer25 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 50) - t_offset: 0 -- Content: caption - caption: ROB[24] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 62) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer24 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 62) - t_offset: 0 -- Content: caption - caption: ROB[23] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 74) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer23 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 74) - t_offset: 0 -- Content: caption - caption: ROB[22] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 86) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer22 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 86) - t_offset: 0 -- Content: caption - caption: ROB[21] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 98) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer21 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 98) - t_offset: 0 -- Content: caption - caption: ROB[20] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 110) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer20 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 110) - t_offset: 0 -- Content: caption - caption: ROB[19] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 122) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer19 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 122) - t_offset: 0 -- Content: caption - caption: ROB[18] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 134) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer18 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 134) - t_offset: 0 -- Content: caption - caption: ROB[17] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 146) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer17 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 146) - t_offset: 0 -- Content: caption - caption: ROB[16] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 158) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer16 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 158) - t_offset: 0 -- Content: caption - caption: ROB[15] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 170) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer15 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 170) - t_offset: 0 -- Content: caption - caption: ROB[14] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 182) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer14 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 182) - t_offset: 0 -- Content: caption - caption: ROB[13] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 194) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer13 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 194) - t_offset: 0 -- Content: caption - caption: ROB[12] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 206) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer12 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 206) - t_offset: 0 -- Content: caption - caption: ROB[11] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 218) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer11 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 218) - t_offset: 0 -- Content: caption - caption: ROB[10] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 230) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer10 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 230) - t_offset: 0 -- Content: caption - caption: ROB[9] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 242) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer9 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 242) - t_offset: 0 -- Content: caption - caption: ROB[8] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 254) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer8 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 254) - t_offset: 0 -- Content: caption - caption: ROB[7] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 266) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer7 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 266) - t_offset: 0 -- Content: caption - caption: ROB[6] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 278) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer6 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 278) - t_offset: 0 -- Content: caption - caption: ROB[5] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 290) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer5 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 290) - t_offset: 0 -- Content: caption - caption: ROB[4] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 302) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer4 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 302) - t_offset: 0 -- Content: caption - caption: ROB[3] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 314) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer3 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 314) - t_offset: 0 -- Content: caption - caption: ROB[2] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 326) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer2 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 326) - t_offset: 0 -- Content: caption - caption: ROB[1] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 338) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer1 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 338) - t_offset: 0 -- Content: caption - caption: ROB[0] - color: (192,192,192) - dimensions: (90, 13) - position: (663, 350) -- Content: auto_color_annotation - LocationString: top.cpu.core0.rob.ReorderBuffer.ReorderBuffer0 - color: (192,192,192) - dimensions: (3200, 13) - position: (752, 350) - t_offset: 0 -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 8) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 68) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 134) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 140) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 200) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 272) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 332) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 392) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 452) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 464) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 500) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 560) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 566) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 578) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 590) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 602) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 614) -- Content: caption - caption: - color: (0,0,0) - dimensions: (288, 1) - position: (99, 674) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 722) -- Content: caption - caption: - color: (0,0,0) - dimensions: (377, 1) - position: (10, 734) -- Content: caption - caption: - color: (0,0,0) - dimensions: (1, 733) - position: (179, 2) -- Content: caption - caption: - color: (0,0,0) - dimensions: (1, 733) - position: (187, 2) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 8) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 68) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 134) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 140) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 200) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 272) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 332) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 392) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 452) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 464) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 500) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 560) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 566) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 578) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 590) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 602) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 614) -- Content: caption - caption: - color: (0,0,0) - dimensions: (159, 1) - position: (490, 674) -- Content: caption - caption: - color: (0,0,0) - dimensions: (248, 1) - position: (401, 722) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 26) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 74) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 122) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 170) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 218) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 266) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3199, 1) - position: (752, 314) -- Content: caption - caption: - color: (0,0,0) - dimensions: (3288, 1) - position: (663, 362) + color: (192,192,192) + dimensions: (150,15) + position: (1049,887) + LocationString: top.cpu.core0.dispatch.in_reorder_flush + t_offset: 0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,2) + caption: Decode +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,3) + caption: Decode +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,42) + caption: Decode1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,43) + caption: Decode1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,57) + caption: Decode0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,58) + caption: Decode0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,72) + caption: Rename +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,73) + caption: Rename +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,112) + caption: Rename1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,113) + caption: Rename1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,127) + caption: Rename0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,128) + caption: Rename0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,142) + caption: Dispatch +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,143) + caption: Dispatch +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,182) + caption: Dispatch1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,183) + caption: Dispatch1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,197) + caption: Dispatch0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,198) + caption: Dispatch0 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,212) + caption: ALU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,213) + caption: ALU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,227) + caption: FPU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,228) + caption: FPU[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,242) + caption: BR[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,243) + caption: BR[0] cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,257) + caption: LSU cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,258) + caption: LSU cred +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,272) + caption: ROB cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,273) + caption: ROB cred +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,287) + caption: alu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,288) + caption: alu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,317) + caption: alu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,318) + caption: alu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,332) + caption: alu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,333) + caption: alu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,347) + caption: fpu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,348) + caption: fpu0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,377) + caption: fpu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,378) + caption: fpu0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,392) + caption: fpu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,393) + caption: fpu0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,407) + caption: br0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,408) + caption: br0 Sch[7-2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,437) + caption: br0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,438) + caption: br0 Sch[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,452) + caption: br0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,453) + caption: br0 Sch[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,467) + caption: LSU IQ[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,468) + caption: LSU IQ[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,497) + caption: LSU IQ[]1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,498) + caption: LSU IQ[]1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,512) + caption: LSU IQ[]0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,513) + caption: LSU IQ[]0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,527) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,528) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,557) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,558) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,572) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,573) + caption: LSU Replay[] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,587) + caption: LSU Pipe0 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,588) + caption: LSU Pipe0 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,602) + caption: LSU Pipe1 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,603) + caption: LSU Pipe1 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,617) + caption: LSU Pipe2 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,618) + caption: LSU Pipe2 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,632) + caption: LSU Pipe3 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,633) + caption: LSU Pipe3 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,647) + caption: LSU Pipe4 +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,648) + caption: LSU Pipe4 +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,662) + caption: DL1 busy +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,663) + caption: DL1 busy +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (10,677) + caption: ROB[29-6] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,678) + caption: ROB[29-6] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,797) + caption: ROB[5] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,798) + caption: ROB[5] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,812) + caption: ROB[4] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,813) + caption: ROB[4] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,827) + caption: ROB[3] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,828) + caption: ROB[3] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,842) + caption: ROB[2] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,843) + caption: ROB[2] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,857) + caption: ROB[1] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,858) + caption: ROB[1] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,872) + caption: ROB[0] +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,873) + caption: ROB[0] +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,887) + caption: ROB flush +- Content: caption + color: (192,192,192) + dimensions: (150,14) + position: (899,888) + caption: ROB flush +- Content: caption + color: (192,192,192) + dimensions: (150,15) + position: (10,902) + caption: C=1 Cycle +- Content: cycle + color: (192,192,192) + dimensions: (100,15) + position: (60,902) + LocationString: .*rob.ReorderBuffer.ReorderBuffer0 + t_offset: 0 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (160,902) + caption: C=1 -10 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (200,902) + caption: C=1 -5 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (240,902) + caption: C=1 0 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (280,902) + caption: C=1 5 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (320,902) + caption: C=1 10 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (360,902) + caption: C=1 15 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (400,902) + caption: C=1 20 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (440,902) + caption: C=1 25 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (480,902) + caption: C=1 30 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (520,902) + caption: C=1 35 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (560,902) + caption: C=1 40 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (600,902) + caption: C=1 45 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (640,902) + caption: C=1 50 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (680,902) + caption: C=1 55 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (720,902) + caption: C=1 60 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (760,902) + caption: C=1 65 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (800,902) + caption: C=1 70 +- Content: caption + color: (192,192,192) + dimensions: (40,15) + position: (840,902) + caption: C=1 75 +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,72) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,142) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,212) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,287) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,347) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,407) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,467) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,662) + caption: +- Content: caption + color: (0,0,0) + dimensions: (870,1) + position: (10,887) + caption: ... diff --git a/layouts/small_core_column.cmd b/layouts/small_core_column.cmd deleted file mode 100644 index a29b4d2b..00000000 --- a/layouts/small_core_column.cmd +++ /dev/null @@ -1,47 +0,0 @@ -########################################################################### -# core_column.cmd -# -# This file shows one column of the core layout and is intended to be included from core.cmd. -# - -#-------------------------------------------------- Decode -pipem "Decode" decode.FetchQueue.FetchQueue 9 -1 4 -pipeis "Decode" decode.FetchQueue.FetchQueue 3 -1 0 - -#-------------------------------------------------- Rename -pipem "Rename" rename.rename_uop_queue.rename_uop_queue 9 -1 4 -pipeis "Rename" rename.rename_uop_queue.rename_uop_queue 3 -1 0 - -#-------------------------------------------------- Dispatch -pipem "Dispatch" dispatch.dispatch_queue.dispatch_queue 9 -1 4 -pipeis "Dispatch" dispatch.dispatch_queue.dispatch_queue 3 -1 0 - -pipec "FPU0 cred" dispatch.in_fpu0_credits -pipec "ALU0 cred" dispatch.in_alu0_credits -pipec "BR0 cred" dispatch.in_br0_credits -pipec "LSU cred" dispatch.in_lsu_credits -pipec "ROB cred" dispatch.in_reorder_buffer_credits -pipecs "ROB flush" dispatch.in_reorder_flush - -#-------------------------------------------------- ALU0 -pipem "ALU0 Sch" execute.alu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "ALU0 Sch" execute.alu0.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- FPU -pipem "FPU0 Sch" execute.fpu0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "FPU0 Sch" execute.fpu0.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- BR0 -pipem "BR0 Sch" execute.br0.scheduler_queue.scheduler_queue 7 -1 4 -pipeis "BR0 Sch" execute.br0.scheduler_queue.scheduler_queue 3 -1 0 - -#-------------------------------------------------- LSU -pipecs "DL1 busy" lsu.dcache_busy -pipeis "LSU Pipe" lsu.LoadStorePipeline.LoadStorePipeline 0 2 - -pipem "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 7 -1 4 -pipeis "LSU IQ" lsu.lsu_inst_queue.lsu_inst_queue 3 -1 0 - -#-------------------------------------------------- Retire -pipem "ROB" rob.ReorderBuffer.ReorderBuffer 29 -1 8 -pipeis "ROB" rob.ReorderBuffer.ReorderBuffer 7 -1 0 diff --git a/layouts/vars.cmd b/layouts/vars.cmd deleted file mode 100644 index e5371261..00000000 --- a/layouts/vars.cmd +++ /dev/null @@ -1,51 +0,0 @@ -########################################################################### -# vars.cmd -# -# This file contains general variable setup and is intended to be included -# from other *.cmd files -# - -#-------------------------------------------------- -# General configuration -# -ht = 13 # Height for single-character element -ht_spc = $ht - 1 # Default spacing between vertically adjacent elements (default = $height - 1) - -mht = int($ht/3) # Height for mini-element -mht_spc = $mht - 1 # Default spacing between vertically adjacent elements (default = $mheight - 1) - -start_t = -10 # Starting (leftmost) cycle offset -dir_t = 0 # Cycle corresponding to the detailed directory - -grid_color = "gray75" # Normal grid color - -sep_ht = 1 # Height of horizontal separator -sep_wt = 1 # Width of vertical separator -sep_interval = 4 # Every n pipe stages, output a horizontal separator -sep_color = "black" # Separator color - -ver_sep_interval = 0 # Every n cycles, output a vertical separator -ver_sep_interval_color = "gray50" - -top_margin = 2 # Top margin, in pixels -left_margin = 10 # Left margin, in pixels - -cap_wt = 90 # Caption width, in pixels - -column_sep = 15 # Separator between columns - - -#------------------------- Pipeline column variables -#num_t = 41 # Number of cycles to generate -onechar_width = 9 # Width for single-character element -pixel_offset = -($start_t) * ($onechar_width - 1) # How many pixels from the left edge to place the zero-offset - - -#-------------------------------------------------- -# Cycle legend configuration -# -cycle_legend_interval = 5 -cycle_legend_current_wt = $cap_wt - 25 -cycle_legend_color = 1 - -cycle_disp_width = 50