write a guide on how to use layout tools to generate layouts with phidl devices (e.g. experiment / circuit / device that is not in qnngds) #115
Labels
documentation
Improvements or additions to documentation
in general requires #68, but
place_on_chip
works with any phidlDevice
The text was updated successfully, but these errors were encountered: