Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Unable to detect qualcomm snapdragon 8s gen 3 #254

Open
shaquibimdad opened this issue Aug 4, 2024 · 1 comment
Open

Unable to detect qualcomm snapdragon 8s gen 3 #254

shaquibimdad opened this issue Aug 4, 2024 · 1 comment

Comments

@shaquibimdad
Copy link

compiled for arm64 with ndk:26.1.10909125
cmake:3.22.1

expected
image

got
image

via JNI

08-04 21:07:30.810 25752 26163 I da3mon-libs::: Processor Info:
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   SMT ID: 0
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Linux ID: 3
08-04 21:07:30.810 25752 26163 I da3mon-libs::: Core Info:
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Core ID: 1
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Core Frequency: 0 MHz
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Vendor: ARM
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Microarchitecture: Unknown
08-04 21:07:30.810 25752 26163 I da3mon-libs::: Cluster Info (0):
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Cluster ID: 0
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Number of Cores in Cluster: 1
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Vendor: ARM
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Microarchitecture: Unknown
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Cluster Frequency: 0 MHz
08-04 21:07:30.810 25752 26163 I da3mon-libs::: Cluster Info (1):
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Cluster ID: 1
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Number of Cores in Cluster: 4
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Vendor: ARM
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Microarchitecture: Unknown
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Cluster Frequency: 0 MHz
08-04 21:07:30.810 25752 26163 I da3mon-libs::: Cluster Info (2):
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Cluster ID: 2
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Number of Cores in Cluster: 3
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Vendor: ARM
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Microarchitecture: Unknown
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Cluster Frequency: 0 MHz
08-04 21:07:30.810 25752 26163 I da3mon-libs::: Package Info:
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Package Name: Unknown
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Number of Cores in Package: 8
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   Number of Clusters in Package: 3
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Size: 32 KB
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Associativity: 4
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Line Size: 64 bytes
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Sets: 128
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Partitions: 1
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Flags: 0x0
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Instruction Cache Shared by 1 processors
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Size: 32 KB
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Associativity: 4
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Line Size: 64 bytes
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Sets: 128
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Partitions: 1
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Flags: 0x0
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L1 Data Cache Shared by 1 processors
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Size: 1024 KB
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Associativity: 8
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Line Size: 64 bytes
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Sets: 2048
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Partitions: 1
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Flags: 0x0
08-04 21:07:30.810 25752 26163 I da3mon-libs:::   L2 Cache Shared by 4 processors

vendor is detecting as ARM instead of qualcomm also l3 cache is missing ig due to unknown uarch

@fbarchard
Copy link
Contributor

This should be working? I added the MIDR's for these CPUs on Pixel 9

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

No branches or pull requests

2 participants