Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add: RISC-V support #124

Open
kassane opened this issue Dec 23, 2022 · 4 comments
Open

Add: RISC-V support #124

kassane opened this issue Dec 23, 2022 · 4 comments

Comments

@kassane
Copy link

kassane commented Dec 23, 2022

Especially RISC-V64.

There is some expectation of adding support for the new RISCV architecture, even though it is an emulated environment for example QEMU.

@kassane kassane changed the title RISC-V support Add: RISC-V support Dec 23, 2022
@VictorElHajj
Copy link

👍 This has been an issue for myself as well

@petterreinholdtsen
Copy link

According to https://bugs.debian.org/1016623, /proc/cpuinfo can look like this:

processor	: 0
hart		: 2
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,bullet0

processor	: 1
hart		: 1
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,bullet0

processor	: 2
hart		: 3
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,bullet0

processor	: 3
hart		: 4
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,bullet0

@leuc
Copy link

leuc commented Jul 20, 2023

cat /proc/device-tree/model
StarFive VisionFive V2

cat /proc/device-tree/compatible
starfive,visionfive-v2starfive,jh7110

cat /proc/device-tree/serial-number
VF7110A1-2250-D008E000-00000824

cat /proc/cpuinfo
processor	: 0
hart		: 1
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,u74-mc

processor	: 1
hart		: 2
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,u74-mc

processor	: 2
hart		: 3
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,u74-mc

processor	: 3
hart		: 4
isa		: rv64imafdc
mmu		: sv39
uarch		: sifive,u74-mc

@enh-google
Copy link

#190

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Projects
None yet
Development

No branches or pull requests

6 participants