RISCV CPU implementations in VHDL Single instruction per clock in riscvsingle Pipelined implementation in riscvpipe