Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

RISC-V ISA for E mode #67

Open
WonHoYoo opened this issue Apr 26, 2019 · 0 comments
Open

RISC-V ISA for E mode #67

WonHoYoo opened this issue Apr 26, 2019 · 0 comments

Comments

@WonHoYoo
Copy link

When using the llvm compiler for RISC-V E mode, there is no support. wish there could be some support on this format for future usage.
Is there any plan on supporting or developing in current state?
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
None yet
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
1 participant
@WonHoYoo