Skip to content

Latest commit

 

History

History
3 lines (3 loc) · 214 Bytes

README.md

File metadata and controls

3 lines (3 loc) · 214 Bytes

Digital-Logic-Design

Codes written by me in my Digital Logic Design course. All codes are written in Verilog using Xilinx Vivado. Any of the codes can be simulated and tested in Vivado by running the .xpr files.