-
Google | OpenTitan Team
- Munich, Germany
Popular repositories Loading
-
hackdac_2018_beta
hackdac_2018_beta PublicForked from hackdac/hackdac_2018_beta
The SoC used for the beta phase of Hack@DAC 2018.
SystemVerilog 6
-
cv32e40p
cv32e40p PublicForked from openhwgroup/cv32e40p
CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
SystemVerilog
-
opentitan
opentitan PublicForked from lowRISC/opentitan
OpenTitan: Open source silicon root of trust
SystemVerilog
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.